Scheduling with integer time budgeting for low-power optimization

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 22-27

  Jiang, Wei ^a   Zhang, Zhiru ^a   Potkonjak, Miodrag ^a   Cong, Jason ^a  

^a Engineering IV   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ECONOMICS; INDUSTRIAL ENGINEERING; INTEGER PROGRAMMING; MATHEMATICAL PROGRAMMING; SOLUTIONS;

BEHAVIORAL-SYNTHESIS; CLOCK CYCLES; DESIGN AUTOMATION CONFERENCE; DIRECTED ACYCLIC GRAPHS; ILP FORMULATION; LOW POWERS; OPTIMAL RESULTS; POLYNOMIAL-TIME ALGORITHMS; POWER CONSUMPTION; POWER-DELAY TRADE-OFF; SCHEDULING CONSTRAINTS; SCHEDULING PROBLEMS; SOUTH PACIFIC; TIME BUDGETING;

SCHEDULING;

EID: 49549120818     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4483947     Document Type: Conference Paper

References (19)

1. E. Bozorgzadeh, S. Ghiasi, andM. Sarrafzadeh. Optimal Integer Delay Budget Assignment on Directed Acyclic Graphs. IEEE TCAD, 23(8):1184-1199, August 2004.
2. J.-M. Chang and M. Pedram. Energy Minimization using Multiple Supply Voltages. IEEE TVLSI, 5(4): 1-8, 1997.
3. D. Chen, J. Cong, and J. Xu. Optimal Simultaneous Module and Multi-Voltage Assignment for Low-Power. ACM TODAES, 11(2):362-386, 2006.
4. J. Cong and Z. Zhang. An Efficient and Versatile Scheduling Algorithm Based On SDC Formulation. In Proc. Design Automation Conf., pages 433-438, July 2006.
5. S. Ghiasi, E. Bozorgzadeh, S. Choudhury, and M. Sarrafzadeh. A Unified Theory of Timing Budget Management. In Proc. Int. Conf. Computer Aided Design, pages 653-659, 2004.
6. A. Ghouila-Houri. Caracterisation des Matrices Totalement Unimodulaires. C. R.Acad. Sci. Paris, 254:1192-1194, 1962.
7. D. Hochbaum and J.Shanthikumar. Convex Separable Optimization Is Not Much Harder than Linear Optimization. Journal of the ACM, 37(4):843-862, October 1990.
8. M. Johnson and K. Roy. Datapath Scheduling with Multiple Supply Voltages and Level Converters. ACM TODAES, 2(3):227-248, 1997.
9. C. Kuo and A. C.-H. Wu. Delay Budgeting for a Timing-Closure-Driven Design Method. In Proc. Int. Conf. Computer Aided Design, 2000.
10. LCCP Solver. http://www.ici.ro/camo/nonlin/copl_lc.htm.
11. C. Lin, A. Xie, and H. Zhou. Design Closure Driven Delay Relaxation Based on Convex Cost Network Flow. In Proc. Design, Automation and Test in Europe, 2007.
12. Magma Website. http://www.magam-da.com.
13. A. Miller and L.Wolsey. Tight Formulations for Some Simple Mixed Integer Programs and Convex Objective Integer Programs. Mathmatical Programming, 98:73-88, 2003.
14. R. Nair, C. Berman, P. Hauge, and E. Yoffa. Generation of Performance Constraints for Layout. IEEE TCAD, 8(8):860-874, August 1989.
15. C. H. Papadimitriou and K. Steiglitz. Combinatorial Optimization: Algorithms and Complexity. Prentice Hall, 1982.
16. M. Pedram. Low Power Design Methodologies and Techniques: An Overview. http://atrak.usc.edu/m̃assoud/Papers/LPD-talk.ps, 1999.
17. M. Potkonjak and A. Chandrakasan. Synthesis and Selection of DCT Algorithms using Behavioral Synthesis-Based Algorithm Space Exploration. In Proc. Intl. Conf. on Image Processing, 1995.
18. S. Raje and M. Sarrafzadeh. Scheduling with Multiple Voltages. INTEGRATION, the VLSI Journal, 23:37-59, 1997.
19. X. Tang, H. Zhou, and P. Banerjee. Leakage Power Optimization with Dual-Vth Library in High-Level Synthesis. In Proc. Design Automation Conf., pages 202-207, June 2005.