An asymmetric distributed shared memory model for heterogeneous parallel systems

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 347-358

  Gelado, Isaac ^a   Cabezas, Javier ^a   Navarro, Nacho ^a   Stone, John E ^b   Patel, Sanjay ^b   Hwu, Wen Mei W ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Asymmetric distributed shared memory; Data centric programming models; Heterogeneous systems

Indexed keywords

APPLICATION PERFORMANCE; APPLICATION PORTABILITY; ARCHITECTURAL SUPPORT; CPU SYSTEMS; DATA CENTRIC; DATA OBJECTS; DATA PARALLEL; DISTRIBUTED SHARED MEMORY; DISTRIBUTED SHARED MEMORY SYSTEMS; GENERAL PURPOSE CPUS; GNU/LINUX; HETEROGENEOUS COMPUTING; HETEROGENEOUS COMPUTING SYSTEM; HETEROGENEOUS PARALLEL SYSTEMS; HETEROGENEOUS SYSTEMS; LIGHT WEIGHT; MEMORY SPACE; PHYSICAL MEMORY; PROGRAMMING MODELS; SEQUENTIAL CONTROL; SOFTWARE IMPLEMENTATION;

ACCELERATION; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE PORTABILITY; DATA TRANSFER; LINGUISTICS; PROGRAM PROCESSORS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 77952251540     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1736020.1736059     Document Type: Conference Paper

References (47)

1. The OpenCL Specification, 2009.
2. A. Agarwal, R. Bianchini, D. Chaiken, K. L. Johnson, D. Kranz, J. Kubiatowicz, B.-H. Lim, K. Mackenzie, and D. Yeung. The MIT alewife machine: architecture and performance. In ISCA '95, pages 2-13, New York, NY, USA, 1995. ACM.
3. S. Ahuja, N. Carriero, and D. Gelernter. Linda and friends. IEEE Trans. on Computers, 19(8):26-34, Aug. 1986.
4. P. An, A. Jula, S. Rus, S. Saunders, T. Smith, G. Tanase, N. Thomas, N. Amato, and L. Rauchwerger. STAPL: An adaptive, generic parallel C++ library. LNCS, pages 193-208, 2003.
5. H. Bal and A. Tanenbaum. Distributed programming with shared data. In ICCL '88, pages 82-91, Oct 1988.
6. K. J. Barker, K. Davis, A. Hoisie, D. J. Kerbyson, M. Lang, S. Pakin, and J. C. Sancho. Entering the petaflop era: the architecture and performance of roadrunner. In SC'08, pages 1-11, Piscataway, NJ, USA, 2008. IEEE Press.
7. P. Bellens, J. M. Perez, R. M. Badia, and J. Labarta. Cellss: a programming model for the cell be architecture. In SC'06, page 86, New York, NY, USA, 2006. ACM.
8. B. Bershad, M. Zekauskas, and W. Sawdon. The midway distributed shared memory system. In Compcon Spring '93, pages 528-537, Feb 1993.
9. R. Bisiani and A. Forin. Multilanguage parallel programming of heterogeneous machines. IEEE Trans. on Computers, 37(8):930-945, Aug 1988.
10. R. Bisiani and M. Ravishankar. PLUS: a distributed shared-memory system. SIGARCH Comput. Archit. News, 18(3a):115-124, 1990.
11. I. Buck. GPU computing with NVIDIA CUDA. In SIGGRAPH '07, page 6, New York, NY, USA, 2007. ACM.
12. J. B. Carter, J. K. Bennett, and W. Zwaenepoel. Implementation and performance of munin. In SOSP '91, pages 152-164, New York, NY, USA, 1991. ACM.
13. B.-C. Cheng and W. W. Hwu. Modular interprocedural pointer analysis using access paths: design, implementation, and evaluation. In PLDI '00, pages 57-69, New York, NY, USA, 2000. ACM.
14. J. Darlington, A. J. Field, P. G. Harrison, P. H. J. Kelly, D. W. N. Sharp, and Q. Wu. Parallel programming using skeleton functions. In PARLE'93, pages 146-160, London, UK, 1993. Springer-Verlag.
15. P. Dasgupta, J. LeBlanc, R.J., M. Ahamad, and U. Ramachandran. The clouds distributed operating system. IEEE Trans. on Computers, 24(11):34-44, Nov 1991.
16. G. Delp, A. Sethi, and D. Farber. An analysis of memnet - an experiment in high-speed shared-memory local networking. In SIGCOMM '88, pages 165-174, New York, NY, USA, 1988. ACM.
17. B. Fleisch and G. Popek. Mirage: a coherent distributed shared memory design. In SOSP '89, pages 211-223, New York, NY, USA, 1989. ACM.
18. S. Frank, I. Burkhardt, H., and J. Rothnie. The KSR 1: bridging the gap between shared memory and MPPs. In Compcon Spring '93, pages 285-294, Feb 1993.
19. I. Gelado, J. H. Kelm, S. Ryoo, S. S. Lumetta, N. Navarro, and W.W. Hwu. CUBA: an architecture for efficient cpu/co-processor data communication. In ICS '08, pages 299-308, New York, NY, USA, 2008. ACM.
20. D. B. Gustavson. The scalable coherent interface and related standards projects. IEEE Micro, 12(1):10-22, 1992.
21. S. H. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The chimaera reconfigurable functional unit. IEEE Trans. on VLSI, 12(2):206-217, Feb. 2004.
22. J. R. Hauser and J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In FCCM '97, pages 12-21, Apr 1997.
23. M. Heinrich, J. Kuskin, D. Ofelt, J. Heinlein, J. Baxter, J. P. Singh, R. Simoni, K. Gharachorloo, D. Nakahira, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy. The performance impact of flexibility in the Stanford FLASH multiprocessor. In ASPLOS '94, pages 274-285, New York, NY, USA, 1994. ACM.
24. W. W. Hwu and J. Stone. A programmers view of the new GPU computing capabilities in the Fermi architecture and cuda 3.0. White paper, University of Illinois, 2009.
25. IBM Staff. SPE Runtime Management Library, 2007.
26. IMPACT Group. Parboil benchmark suite. http://impact.crhc.illinois.edu/ parboil.php.
27. Intel Staff. Intel 945G Express Chipset Product Brief, 2005.
28. Intel Staff. Intel Xeon Processor 7400 Series Specification, 2008.
29. V. Jiménez, L. Vilanova, I. Gelado, M. Gil, G. Fursin, and N. Navarro. Predictive runtime code scheduling for heterogeneous architectures. In HiPEAC '09, pages 19-33, Berlin, Heidelberg, 2009. Springer-Verlag.
30. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the cell multiprocessor. IBM J. Res. Dev., 49(4/5):589-604, 2005.
31. P. Keleher, A. L. Cox, S. Dwarkadas, and W. Zwaenepoel. Treadmarks: distributed shared memory on standard workstations and operating systems. In WTEC'94, pages 10-10, Berkeley, CA, USA, 1994. USENIX Association.
32. J. H. Kelm, D. R. Johnson, M. R. Johnson, N. C. Crago, W. Tuohy, A. Mahesri, S. S. Lumetta, M. I. Frank, and S. Patel. Rigel: an architecture and scalable programming interface for a 1000-core accelerator. In ISCA '09, pages 140-151, New York, NY, USA, 2009. ACM.
33. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. In ISCA '90, pages 148-159, New York, NY, USA, 1990. ACM.
34. K. Li and P. Hudak. Memory coherence in shared virtual memory systems. ACM Trans. Comput. Syst., 7(4):321-359, 1989.
35. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym. NVIDIA tesla: A unified graphics and computing architecture. IEEE Micro, 28(2):39-55, March-April 2008.
36. C. Maples and L. Wittie. Merlin: A superglue for multicomputer systems. In Compcon Spring '90, volume 90, pages 73-81, 1990.
37. J. Nieplocha, R. J. Harrison, and R. J. Littlefield. Global arrays: a portable "shared-memory" programming model for distributed memory computers. In SC'94, pages 340-349, New York, NY, USA, 1994. ACM.
38. NVIDIA Staff. NVIDIA CUDA Programming Guide 2.2, 2009.
39. S. Patel and W. W. Hwu. Accelerator architectures. IEEE Micro, 28(4):4-12, July-Aug. 2008.
40. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 27(3):1-15, 2008.
41. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. on Computers, 49(5):465-481, May 2000.
42. M. Vanneschi. The programming model of ASSIST, an environment for parallel and distributed portable applications. Parallel Comput., 28(12):1709-1732, 2002. (Pubitemid 35412373)
43. S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. M. Panainte. The MOLEN polymorphic processor. IEEE Trans. on Computers, 53(11):1363-1375, 2004.
44. D. Warren and S. Haridi. Data Diffusion Machine-a scalable shared virtual memory multiprocessor. In Fifth Generation Computer Systems 1988, page 943. Springer-Verlag, 1988.
45. J. Wilson, A.W., J. LaRowe, R.P., and M. Teller. Hardware assist for distributed shared memory. In DCS '03, pages 246-255, May 1993.
46. Xilinx Staff. Virtex-5 Family Overview, Feb 2009.
47. S. Zhou, M. Stumm, and T. McInerney. Extending distributed shared memory to heterogeneous environments. In DCS '90, pages 30-37, May 1990.