CUBA: An architecture for efficient CPU/Co-processor data communication

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2008, Pages 299-308

  Gelado, Isaac ^a   Kelm, John H ^b   Ryoo, Shane ^b   Lumetta, Steven S ^b   Navarro, Nacho ^a   Hwu, Wen Mei W ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Design

Indexed keywords

APPLICATIONS; BENCHMARKING; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTERS; CONFORMAL MAPPING; FILE ORGANIZATION; INTELLIGENT CONTROL; MODEL STRUCTURES;

ARCHITECTURE MODELS; CODE CHANGES; COPROCESSORS; DATA COMMUNICATIONS; FUNCTION CALLS; INPUT AND OUTPUTS; LOCAL MEMORIES; MAIN MEMORIES; OPTIMAL TRANSFERS; SHARED DATA STRUCTURES; SIMULATION RESULTS; SOME APPLICATIONS;

DATA STRUCTURES;

EID: 57349092386     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375527.1375571     Document Type: Conference Paper

References (21)

1. AMD Staff. AMD64 Architecture Programmer's Manual. AMD Corporation, Sept. 2006.
2. D. Anderson. Hyper-Transport System Architecture. Addison-Wesley Professional, 2003.
3. R. Enzler, M. Platzer, C. Plessl, L. Thiele, and G. Troester. Reconfigurable processors for handhelds and wearables: Application analysis. In Reconfigurable Technology, pages 135-146, Denver," CO, USA. Aug. 2001.
4. M. Fahey, S. Alam, T. Dunigan Jr, J. Vetter, and P. Worley. Early Evaluation of the Cray XD1. Cray User Group Conference, 2005.
5. M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki. Synergistic processing in Cell's multicore architecture. IEEE Micro, 26(2):10 24, 2006.
6. Z. Guo, B. Buyukkurt, and W. Najjar. Input data reuse in compiling window operations onto reconfigurable hardware. ACM SIGPLAN Notices, 39(7):249-256, 2004.
7. Z. Guo, W. Najjar, F. Vahid, and K. Vissers. A quantitative analysis of the speedup factors of FPGAs over processors. In FPGA, pages 162-170, New York, NY, USA, 2004. ACM Press.
8. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. In FCCM, pages 87-96. IEEE Computer Society Press, 1997.
9. J. R. Hauser and J. Wawryznek. Garp: A MIPS processor with a reconfigurable coprocessor. In FCCM, pages 296-299, 1997.
10. M. Hurmnel, M. Krause, and D. O'Flaherty. AMD and HP: Protocol enhacements for tightly coupled accelerators. Press Release, 2007.
11. Intel Staff. Intel 64 and IA-32 Architectures Software Developer's Manuals. Intel. May 2007.
12. J. A. Jacob and P. Chow. Memory interfacing and instruction specification for reconfigurable processors. In FPGA, pages 145-154, New York. NY, USA, 1999.
13. J. H. Kelm, I. Gelado, M. J. Murphy, N. Navarro, S. Lumetta, and W. mei W. Hwu. CIGAR: Application partitioning for a cpu/coprocessor architecture. In PACT, pages 317-326, New York, NY, USA, 2007. ACM Press.
14. D. Kim, R. Managuli, and Y. Kim. Data cache and direct memory access in programming mediaprocessors. IEEE Micro, 21(4):33-42, 2001.
15. D. A. Koufaty, X. Chen, D. K. Poulsen, and J. Torrellas. Data forwarding in scalable shared-memory multiprocessors. In ICS, pages 255-264, New York, NY, USA, 1995. ACM Press.
16. MIPS Staff. MIPS32 Architecture for Programmers. MIPS Technologies, Mar. 2001.
17. J. Renau, B. Fragela. J. Tuck, W. Liu, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator. http://sesc.sourceforge.net, Jan. 2005.
18. S. Ryoo, C. Rodrigues, S. S. Baghsorhki, S. S. Stone, D. B. Kirk, and W. mei W. Hwu. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA. In PPoPP, pages 73-82, 2008.
19. D. Seal. ARM Architecture Reference Manual. Addison-Wesley Longman Publishing Co., Inc.. Boston, MA, USA, 2000.
20. H. Singh, M. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, and E. Chaves Filho. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 49(5):465-481, 2000.
21. Xilinx. Virtex-II Pro and Virtex-II Pro X Plaform FPGAs: Complete Data Sheet, Oct. 2005.