-
1
-
-
57849158609
-
A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS
-
Dec.
-
J. Poulton, R. Palmer, A. M. Fuller, T. Greer, J. Eyles, W. J. Dally, and M. Horowitz, "A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol.42, no.12, pp. 2745-2757, Dec. 2007.
-
(2007)
IEEE J. Solid-State Circuits
, vol.42
, Issue.12
, pp. 2745-2757
-
-
Poulton, J.1
Palmer, R.2
Fuller, A.M.3
Greer, T.4
Eyles, J.5
Dally, W.J.6
Horowitz, M.7
-
2
-
-
16544371955
-
A 27-mW 3.6-Gb/s I/O transceiver
-
Apr.
-
K.-L.Wong, H. Hatamkhani, M. Mansuri, and C.-K. Yang, "A 27-mW 3.6-Gb/s I/O transceiver," IEEE J. Solid-State Circuits, vol.39, no.4, pp. 602-612, Apr. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.4
, pp. 602-612
-
-
Wong, K.-L.1
Hatamkhani, H.2
Mansuri, M.3
Yang, C.-K.4
-
3
-
-
0034316439
-
Low-power area-efficient highspeed I/O circuit techniques
-
Nov.
-
M.-J. E. Lee, W. Dally, and P. Chiang, "Low-power area-efficient highspeed I/O circuit techniques," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1591-1599, Nov. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, Issue.11
, pp. 1591-1599
-
-
Lee, M.-J.E.1
Dally, W.2
Chiang, P.3
-
4
-
-
70449393666
-
A 0.6 mW/Gbps, 6.4-8.0 Gbps serial link receiver using local injection- locked ring oscillators in 90 nm CMOS
-
Jun.
-
K. Hu, T. Jiang, J. Wang, F. O'Mahony, and P. Y. Chiang, "A 0.6 mW/Gbps, 6.4-8.0 Gbps serial link receiver using local injection- locked ring oscillators in 90 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2009, pp. 46-47.
-
(2009)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 46-47
-
-
Hu, K.1
Jiang, T.2
Wang, J.3
O'Mahony, F.4
Chiang, P.Y.5
-
5
-
-
70449413854
-
A 12-Gb/s transceiver in 32-nm bulk CMOS
-
Jun.
-
S. Joshi, J. T.-S. Liao, Y. Fan, S. Hyvonen, M. Nagarajan, J. Rizk, H.-J. Lee, and I. Young, "A 12-Gb/s transceiver in 32-nm bulk CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2009, pp. 52-53.
-
(2009)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 52-53
-
-
Joshi, S.1
Liao, J.T.-S.2
Fan, Y.3
Hyvonen, S.4
Nagarajan, M.5
Rizk, J.6
Lee, H.-J.7
Young, I.8
-
6
-
-
41549163921
-
A scalable 5-15 Gbps, 14-75 mW low power I/O transceiver in 65 nm CMOS
-
Apr.
-
G. Balamurugan, J. Kennedy, G. Banerjee, J. E. Jaussi, M. Mansuri, F. O'Mahony, B. Casper, and R. Mooney, "A scalable 5-15 Gbps, 14-75 mW low power I/O transceiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 1010-1019, Apr. 2008.
-
(2008)
IEEE J. Solid-State Circuits
, vol.43
, Issue.4
, pp. 1010-1019
-
-
Balamurugan, G.1
Kennedy, J.2
Banerjee, G.3
Jaussi, J.E.4
Mansuri, M.5
O'Mahony, F.6
Casper, B.7
Mooney, R.8
-
7
-
-
0034314916
-
A variable- frequency parallel I/O interface with adaptive power-supply regulation
-
Nov.
-
G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, "A variable- frequency parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1600-1610, Nov. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, Issue.11
, pp. 1600-1610
-
-
Wei, G.1
Kim, J.2
Liu, D.3
Sidiropoulos, S.4
Horowitz, M.5
-
8
-
-
0036857082
-
Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
-
Nov.
-
J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1-V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol.37, no.11, pp. 1403-1413, Nov. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.11
, pp. 1403-1413
-
-
Kim, J.1
Horowitz, M.2
-
9
-
-
70449411366
-
A 4.3 GB/s mobile memory interface with power-efficient bandwidth scaling
-
Jun.
-
R. Palmer, J. Poulton, B. Leibowitz, Y. Frans, S. Li, A. Fuller, J. Eyles, J. Wilson, M. Aleksić, T. Greer, M. Bucher, and N. Nguyen, "A 4.3 GB/s mobile memory interface with power-efficient bandwidth scaling," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2009, pp. 136-137.
-
(2009)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 136-137
-
-
Palmer, R.1
Poulton, J.2
Leibowitz, B.3
Frans, Y.4
Li, S.5
Fuller, A.6
Eyles, J.7
Wilson, J.8
Aleksić, M.9
Greer, T.10
Bucher, M.11
Nguyen, N.12
-
10
-
-
63449125471
-
A 16 Gb/s/link, 64 GB/s bidirectional asymmetric memory interface
-
Apr.
-
H. Lee, K. Chang, J. Chun, T. Wu, Y. Frans, B. Leibowitz, N. Nguyen, T. J. Chin, K. Kaviani, J. Shen, X. Shi, W. T. Beyene, S. Li, R. Navid, M. Aleksić, F. S. Lee, F. Quan, J. Zerbe, R. Perego, and F. Assaderaghi, "A 16 Gb/s/link, 64 GB/s bidirectional asymmetric memory interface," IEEE J. Solid-State Circuits, vol.44, no.4, pp. 1235-1247, Apr. 2009.
-
(2009)
IEEE J. Solid-State Circuits
, vol.44
, Issue.4
, pp. 1235-1247
-
-
Lee, H.1
Chang, K.2
Chun, J.3
Wu, T.4
Frans, Y.5
Leibowitz, B.6
Nguyen, N.7
Chin, T.J.8
Kaviani, K.9
Shen, J.10
Shi, X.11
Beyene, W.T.12
Li, S.13
Navid, R.14
Aleksić, M.15
Lee, F.S.16
Quan, F.17
Zerbe, J.18
Perego, R.19
Assaderaghi, F.20
more..
-
11
-
-
0031276490
-
A semidigital dual delay-locked loop
-
Nov.
-
S. Sidiropoulos and M. A. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol.32, no.11, pp. 1683-1692, Nov. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.11
, pp. 1683-1692
-
-
Sidiropoulos, S.1
Horowitz, M.A.2
-
12
-
-
0032635505
-
A portable digital DLL for high-speed CMOS interface circuits
-
May
-
B. W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y. F. Chan, T. H. Lee, and M. A. Horowitz, "A portable digital DLL for high-speed CMOS interface circuits," IEEE J. Solid-State Circuits, vol.34, no.5, pp. 632-644, May 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, Issue.5
, pp. 632-644
-
-
Garlepp, B.W.1
Donnelly, K.S.2
Kim, J.3
Chau, P.S.4
Zerbe, J.L.5
Huang, C.6
Tran, C.V.7
Portmann, C.L.8
Stark, D.9
Chan, Y.F.10
Lee, T.H.11
Horowitz, M.A.12
|