메뉴 건너뛰기




Volumn 45, Issue 4, 2010, Pages 889-898

A 4.3 GB/s mobile memory interface with power-efficient bandwidth scaling

Author keywords

I O; Low power; Memory interface; Power management

Indexed keywords

BIT RATES; CMOS CIRCUITS; CMOS TECHNOLOGY; DATA BANDWIDTH; DIFFERENTIAL SIGNALING; DYNAMIC INTERFACE; DYNAMIC POWER CONSUMPTION; EFFECTIVE BANDWIDTH; EXPLICIT COMMUNICATION; LOW POWER; LOW POWER STATE; LOW STATIC POWER; LOW SWING; LOW-POWER MEMORY; MAXIMUM POWER; MEMORY CONTROLLER; MOBILE MEMORIES; POWER EFFICIENCY; POWER EFFICIENT; POWER MANAGEMENTS; POWER STATE; RAPID TRANSITIONS; SIGNAL INTEGRITY; SYNCHRONOUS COMMUNICATIONS; SYSTEM STATE; VOLTAGE MODE;

EID: 77950212946     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2040230     Document Type: Conference Paper
Times cited : (62)

References (12)
  • 3
    • 0034316439 scopus 로고    scopus 로고
    • Low-power area-efficient highspeed I/O circuit techniques
    • Nov.
    • M.-J. E. Lee, W. Dally, and P. Chiang, "Low-power area-efficient highspeed I/O circuit techniques," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1591-1599, Nov. 2000.
    • (2000) IEEE J. Solid-State Circuits , vol.35 , Issue.11 , pp. 1591-1599
    • Lee, M.-J.E.1    Dally, W.2    Chiang, P.3
  • 4
    • 70449393666 scopus 로고    scopus 로고
    • A 0.6 mW/Gbps, 6.4-8.0 Gbps serial link receiver using local injection- locked ring oscillators in 90 nm CMOS
    • Jun.
    • K. Hu, T. Jiang, J. Wang, F. O'Mahony, and P. Y. Chiang, "A 0.6 mW/Gbps, 6.4-8.0 Gbps serial link receiver using local injection- locked ring oscillators in 90 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2009, pp. 46-47.
    • (2009) Symp. VLSI Circuits Dig. Tech. Papers , pp. 46-47
    • Hu, K.1    Jiang, T.2    Wang, J.3    O'Mahony, F.4    Chiang, P.Y.5
  • 7
    • 0034314916 scopus 로고    scopus 로고
    • A variable- frequency parallel I/O interface with adaptive power-supply regulation
    • Nov.
    • G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, "A variable- frequency parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State Circuits, vol.35, no.11, pp. 1600-1610, Nov. 2000.
    • (2000) IEEE J. Solid-State Circuits , vol.35 , Issue.11 , pp. 1600-1610
    • Wei, G.1    Kim, J.2    Liu, D.3    Sidiropoulos, S.4    Horowitz, M.5
  • 8
    • 0036857082 scopus 로고    scopus 로고
    • Adaptive supply serial links with sub-1-V operation and per-pin clock recovery
    • Nov.
    • J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1-V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol.37, no.11, pp. 1403-1413, Nov. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.11 , pp. 1403-1413
    • Kim, J.1    Horowitz, M.2
  • 11
    • 0031276490 scopus 로고    scopus 로고
    • A semidigital dual delay-locked loop
    • Nov.
    • S. Sidiropoulos and M. A. Horowitz, "A semidigital dual delay-locked loop," IEEE J. Solid-State Circuits, vol.32, no.11, pp. 1683-1692, Nov. 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.11 , pp. 1683-1692
    • Sidiropoulos, S.1    Horowitz, M.A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.