A brief introduction to time-to-digital and digital-to-time converters

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 3, 2010, Pages 153-157

  Roberts, Gordon W ^a   Ali Bakhshian, Mohammad ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

Data converters; Digital; Digital to time converters (DTCs); Reconfigurable circuits; Time mode signal processing (TMSP); Time to digital converters (TDCs)

Indexed keywords

DELAY CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FREQUENCY CONVERTERS; LOGIC SYNTHESIS; RECONFIGURABLE HARDWARE; SEMICONDUCTOR DEVICE MANUFACTURE;

DATA CONVERTER; DIGITAL; DIGITAL-TO-TIME CONVERTERS (DTCS); MODE SIGNALS; RECONFIGURABLE CIRCUITS; TIME TO DIGITAL CONVERTERS (TDCS);

SIGNAL PROCESSING;

EID: 77950199322     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2043382     Document Type: Article

References (10)

1. C. S. Taillefer and G. W. Roberts, "Delta-Sigma A/D conversion via time-mode signal processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.9, pp. 1908-1920, Sep. 2009.
2. B. K. Swann, B. J. Blalock, L. G. Clonts, D. M. Binkley, J. M. Rochelle, E. Breeding, and K. M. Baldwin, "100-ps time-resolution CMOS time-todigital converter for positron emission tomography imaging applications," IEEE J. Solid-State Circuits, vol.39, no.11, pp. 1839-1852, Nov. 2004.
3. J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," IEEE J. Solid-State Circuits, vol.43, no.1, pp. 42-51, Jan. 2008.
4. M.-J. E. Lee, W. J. Dally, T. Greer, R. Farjad-Rad, J. Poulton, and R. Senthinathan, "Jitter transfer characteristics of delay-locked loops-Theories and design techniques," IEEE J. Solid-State Circuits, vol.38, no.4, pp. 614-621, Apr. 2003.
5. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol.31, no.11, pp. 1723-1732, Nov. 1996.
6. B. R. Veillette and G. W. Roberts, "High frequency sinusoidal generation using delta-sigma modulation techniques," in Proc. IEEE Int. Symp. Circuits Syst., May 1995, vol.1, pp. 637-640.
7. D. M. Santos, S. F. Dow, and M. E. Levi, "A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip," in Proc. IEEE Nucl. Sci. Symp., Med. Imaging Conf. Rec., Oct. 1995, vol.1, pp. 289-291.
8. P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEEE J. Solid-State Circuits, vol.35, no.2, pp. 240-247, Feb. 2000.
9. A. H. Chan and G. W. Roberts, "A jitter characterization system using a component-invariant Vernier delay line," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.12, no.1, pp. 79-95, Jan. 2004.
10. P. Chen, S. I. Liu, and J.Wu, "A CMOS pulse-shrinking delay element for time interval measurement," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.47, no.9, pp. 954-958, Sep. 2000.