-
1
-
-
0041340533
-
Negative bias temperature instability: Road to cross in deep sub-micron silicon semiconductor manufacturing
-
D. K. Schroder and J. F. Babcock. "Negative bias temperature instability: road to cross in deep sub-micron silicon semiconductor manufacturing". "Journal of Applied Physics", 94:1-18, 2003.
-
(2003)
Journal of Applied Physics
, vol.94
, pp. 1-18
-
-
Schroder, D.K.1
Babcock, J.F.2
-
2
-
-
0036081925
-
Impact of negative bias temperature instability on digital circuit reliability
-
V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rost, and S. Krishnan. "Impact of negative bias temperature instability on digital circuit reliability". In International Reliability Physics Symposium, pages 248-253, 2002.
-
(2002)
International Reliability Physics Symposium
, pp. 248-253
-
-
Reddy, V.1
Krishnan, A.T.2
Marshall, A.3
Rodriguez, J.4
Natarajan, S.5
Rost, T.6
Krishnan, S.7
-
3
-
-
4444341905
-
Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs
-
S. Mahapatra, P. B. Kumar, and M. A. Alam. "Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs". In IEEE Transactions on Electronic Devices, pages 1371-1379, 2004.
-
(2004)
IEEE Transactions on Electronic Devices
, pp. 1371-1379
-
-
Mahapatra, S.1
Kumar, P.B.2
Alam, M.A.3
-
4
-
-
0842288263
-
NBTI impact on transistor and circuit: Models, mechanisms and scaling effects
-
A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John, and S. Krishnan. "NBTI impact on transistor and circuit: models, mechanisms and scaling effects". In IEEE International Electronic Devices Meeting, pages 14.5.1-14.5.4, 2003.
-
(2003)
IEEE International Electronic Devices Meeting
, pp. 1451-1454
-
-
Krishnan, A.T.1
Reddy, V.2
Chakravarthi, S.3
Rodriguez, J.4
John, S.5
Krishnan, S.6
-
5
-
-
18144399347
-
Impact of negative bias temperature instability on product parametric drift
-
V. Reddy, J. Carulli, A. Krishnan, W. Bosch, and B. Burgess. "Impact of negative bias temperature instability on product parametric drift". In International Test Conference, pages 148-155, 2004.
-
(2004)
International Test Conference
, pp. 148-155
-
-
Reddy, V.1
Carulli, J.2
Krishnan, A.3
Bosch, W.4
Burgess, B.5
-
6
-
-
21644482021
-
NBTI: What we know and what we need to know-A tutorial addressing the current understanding and challenges for the future
-
J. G. Massey. "NBTI: what we know and what we need to know-a tutorial addressing the current understanding and challenges for the future". In IEEE International Integrated Reliability Workshop Final Report, pages 199-211, 2004.
-
(2004)
IEEE International Integrated Reliability Workshop Final Report
, pp. 199-211
-
-
Massey, J.G.1
-
7
-
-
34547192999
-
Design for degradation: CAD tools for managing transistor degradation mechanisms
-
A. S. Goda and G. Kapila. "Design for degradation: CAD tools for managing transistor degradation mechanisms". In International Symposium for Quality Electronic Design, pages 416-420, 2005.
-
(2005)
International Symposium for Quality Electronic Design
, pp. 416-420
-
-
Goda, A.S.1
Kapila, G.2
-
8
-
-
23844466920
-
Impact of NBTI on the temporal performance degradation of digital circuits
-
B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy. "Impact of NBTI on the temporal performance degradation of digital circuits". IEEE Electron Device Letters, 26:560-562, 2003.
-
(2003)
IEEE Electron Device Letters
, vol.26
, pp. 560-562
-
-
Paul, B.C.1
Kang, K.2
Kufluoglu, H.3
Alam, M.A.4
Roy, K.5
-
9
-
-
0037005587
-
Dynamic nbti of p-mos transistors and its impact on mosfet scaling
-
G. Chen, M. F. Li, C. H. Ang, J. Z. Zheng, and D. L. Kwong. "Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling". In IEEE Electron Device Letters, pages 734-736, 2002.
-
(2002)
IEEE Electron Device Letters
, pp. 734-736
-
-
Chen, G.1
Li, M.F.2
Ang, C.H.3
Zheng, J.Z.4
Kwong, D.L.5
-
10
-
-
14244267091
-
-
Device Group at UC Berkeley
-
"Device Group at UC Berkeley". Berkeley Predictive Technology Model, 2002. Available at http://wwwdevice. eecs.berkeley.edu/ ptm/".
-
(2002)
Berkeley Predictive Technology Model
-
-
-
11
-
-
0033712799
-
New paradigm of predictive MOSFET and interconnect modeling for early circuit design
-
Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. "New paradigm of predictive MOSFET and interconnect modeling for early circuit design". In Custom Integrated Circuits Conference, pages 201-204, 2000.
-
(2000)
Custom Integrated Circuits Conference
, pp. 201-204
-
-
Cao, Y.1
Sato, T.2
Sylvester, D.3
Orshansky, M.4
Hu., C.5
-
12
-
-
0035716697
-
Mechanism and process dependence of negative bias temperature instability (NBTI) for pMOSFETs with ultrathin gate dielectrics
-
C. H. Liu, M. T. Lee, C-Y Lin, J. Chen, K. Schruefer, J. Brighten, N. Rovedo, T. B. Hook, M. V. Khare, S-F Huang, C. Wann, T-C Chen, and T. H. Ning. "Mechanism and process dependence of negative bias temperature instability (NBTI) for pMOSFETs with ultrathin gate dielectrics". In IEEE International Electron Devices Meeting, pages 39.2.1-39.2.4, 2001.
-
(2001)
IEEE International Electron Devices Meeting
, pp. 3921-3924
-
-
Liu, C.H.1
Lee, M.T.2
Lin, C.-Y.3
Chen, J.4
Schruefer, K.5
Brighten, J.6
Rovedo, N.7
Hook, T.B.8
Khare, M.V.9
Huang, S.-F.10
Wann, C.11
Chen, T.-C.12
Ning, T.H.13
-
13
-
-
3042514302
-
Negative bias temperature instability of deep sub-micron p-MOSFETs under pulsed bias stress
-
B. Zhu, J. S. Suehle, Y. Chen, and J. B. Bernstein. "Negative bias temperature instability of deep sub-micron p-MOSFETs under pulsed bias stress". In IEEE International Integrated Reliability Workshop Final Report, pages 125-129, 2002.
-
(2002)
IEEE International Integrated Reliability Workshop Final Report
, pp. 125-129
-
-
Zhu, B.1
Suehle, J.S.2
Chen, Y.3
Bernstein, J.B.4
-
14
-
-
21644452713
-
Oxide field dependence of interface trap generation during negative bias temperature instability in PMOS
-
M. Denais, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, N. Revil, and A. Bravaix. "Oxide field dependence of interface trap generation during negative bias temperature instability in PMOS". In IEEE Integrated Reliability Workshop Final Report, pages 109-112, 2004.
-
(2004)
IEEE Integrated Reliability Workshop Final Report
, pp. 109-112
-
-
Denais, M.1
Huard, V.2
Parthasarathy, C.3
Ribes, G.4
Perrier, F.5
Revil, N.6
Bravaix, A.7
-
15
-
-
0034429388
-
Negative bias temperature instability (NBTI) in deep sub-micron p +-gate pMOSFETs
-
Y. F. Chen, M. H. Lin, C. H. Chou, W. C. Chang, S. C. Huang, Y. J. Chang, K. Y. Fu, M. T. Lee, C. H. Liu, and S. K. Fan. "Negative bias temperature instability (NBTI) in deep sub-micron p +-gate pMOSFETs". In IEEE International Integrated Reliability Workshop Final Report, pages 98-101, 2000.
-
(2000)
IEEE International Integrated Reliability Workshop Final Report
, pp. 98-101
-
-
Chen, Y.F.1
Lin, M.H.2
Chou, C.H.3
Chang, W.C.4
Huang, S.C.5
Chang, Y.J.6
Fu, K.Y.7
Lee, M.T.8
Liu, C.H.9
Fan, S.K.10
-
16
-
-
21644470822
-
Mechanism of dynamic NBTI of pMOSFETs
-
B. Zhu, J. S. Suehle, J. B. Bernstein, and Y. Chen. "Mechanism of dynamic NBTI of pMOSFETs". In IEEE International Integrated Reliability Workshop Final Report, pages 113-117, 2004.
-
(2004)
IEEE International Integrated Reliability Workshop Final Report
, pp. 113-117
-
-
Zhu, B.1
Suehle, J.S.2
Bernstein, J.B.3
Chen, Y.4
-
17
-
-
0842266651
-
A critical examination of the mechanics of dynamic NBTI for PMOSFETs
-
M. A. Alam. "A critical examination of the mechanics of dynamic NBTI for PMOSFETs". In IEEE International Electronic Devices Meeting, pages 14.4.1-14.4.4, 2003.
-
(2003)
IEEE International Electronic Devices Meeting
, pp. 1441-1444
-
-
Alam, M.A.1
-
18
-
-
19044366271
-
Mechanism of negative bias temperature instability in CMOS devices: Degradation, recovery and impact of nitrogen
-
S. Mahapatra, P. B. Kumar, T. R. Dalei, D. Sana, and M. A. Alam. "Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen". In IEEE International Electronic Devices Meeting, pages 105-108, 2004.
-
(2004)
IEEE International Electronic Devices Meeting
, pp. 105-108
-
-
Mahapatra, S.1
Kumar, P.B.2
Dalei, T.R.3
Sana, D.4
Alam, M.A.5
-
19
-
-
84955278319
-
Time and voltage dependence of degradation and recovery under pulsed negative bias temperature stress
-
H. Usui, M. Kanno, and T. Morikawa. "Time and voltage dependence of degradation and recovery under pulsed negative bias temperature stress". In IEEE International Reliability Physics Symposium, pages 610-611, 2003.
-
(2003)
IEEE International Reliability Physics Symposium
, pp. 610-611
-
-
Usui, H.1
Kanno, M.2
Morikawa, T.3
-
20
-
-
0017493207
-
Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices
-
K. O. Jeppson and C. M. Svensson. "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices". Journal of Applied Physics, 48:2004-2014, 1977.
-
(1977)
Journal of Applied Physics
, vol.48
, pp. 2004-2014
-
-
Jeppson, K.O.1
Svensson, C.M.2
-
23
-
-
84955243454
-
Transient effects and characterization methodology of negative bias temperature instability in pMOS transistors
-
M. Ershov, R. Lindley, S. Saxena, A. Shibkov, S. Minehane, J. Babcock, S. Winters, H. Karbasi, T. Yamashita, P. Clifton, and M. Redford. "Transient effects and characterization methodology of negative bias temperature instability in pMOS transistors". In IEEE International Reliability Physics Symposium, pages 606-607, 2003.
-
(2003)
IEEE International Reliability Physics Symposium
, pp. 606-607
-
-
Ershov, M.1
Lindley, R.2
Saxena, S.3
Shibkov, A.4
Minehane, S.5
Babcock, J.6
Winters, S.7
Karbasi, H.8
Yamashita, T.9
Clifton, P.10
Redford, M.11
|