A cache-aware thread scheduling policy for multi-core processors

Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Networks, PDCN 2009

Volumn , Issue , 2009, Pages 109-114

  Sato, Masayuki ^a   Kotera, Isao ^a   Egawa, Ryusuke ^a   Takizawa, Hiroyuki ^a   Kobayashi, Hiroaki ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Dynamic cache partitioning; Multi core processors; Parallel computing systems; Thread scheduling

Indexed keywords

CACHE CAPACITY; CACHE PARTITIONING; DYNAMIC CACHE; HIGH-PERFORMANCE PROCESSING; MULTI-CORE PROCESSOR; MULTIPLE THREADS; PARALLEL COMPUTING SYSTEM; PERFORMANCE DEGRADATION; PROCESSOR PERFORMANCE; RESOURCE CONFLICT; SHARED CACHE; THREAD CACHE; THREAD SCHEDULING;

DEGRADATION; DISTRIBUTED COMPUTER SYSTEMS; PARALLEL ARCHITECTURES; SCHEDULING;

CACHE MEMORY;

EID: 74549184043     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. D. W. Wall. Limits of instruction-level parallelism. ACM SIGARCH Computer Architecture News, 19(2), 1991,176-188.
2. L. Hammond, B. A. Nayfeh, and K. Olukotun. A single-chip multiprocessor. IEEE Computer, 30(9), 1997,79-85.
3. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Lullsen. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 17(5), 1997, 12-19.
4. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic cache partitioning for simultaneous multithreading systems. Proc. 13th IASTED International Conf. on Parallel and Distributed Computing System, 2001, 116-127.
5. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. Proc. 39th Annual IEEE/ACM International Symp. on Microarchitecture, 2006, 423-432.
6. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. Proc. 13th International Conf. on Parallel Architecture and Compilation Techniques, 2004, 111-122.
7. J. Chang and G. S. Sohi. Cooperative cache partitioning for chip multiprocessors. Proc. the 21st annual ACM International Conf. on Supercomputing, 2007, 242-252.
8. I. Kotera, K. Abe, R. Egawa, H. Lakizawa, and H. Kobayashi. Power-aware dynamic cache partitioning for cmps. Transaction on High-Performance Embedded Architectures and Compilers, 3(2), 2008, 149-167.
9. J. Kihm, A. Settle, A. Janiszewski, and D. Connors. Understanding the impact of inter-thread cache interference on ilp in modern smt processors. The Journal of Instruction-Level Parallelism, 7, 2005.
10. J. L. Henning. Spec cpu2000: Measuring cpu performance in the new millennium. IEEE Computer, 33(1), 2000, 28-35.
11. H. Kobayashi, I. Kotera, and H. Lakizawa. Locality analysis to control dynamically way-adaptable caches. ACM SIGARCH Computer Architecture News, 33(3), 2005, 25-32.
12. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multiprocessor architecture. Proc. the 11th International Symp. on High-Performance Computer Architecture, 2005,340-351.
13. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. Lhe m5 simulator: Modeling networked systems. IEEE Micro, 26(4), 2006, 52-60.
14. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. Proc. IEEE International Symp. on Performance Analysis of Systems and Software, 2001, 164-171.