Locality analysis to control dynamically way-adaptable caches

Proceedings of the 2004 Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture, MEDEA '04

Volumn , Issue , 2004, Pages 25-32

  Kobayashi, Hiroaki ^a   Kotera, Isao ^a   Takizawa, Hiroyuki ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH PREDICTORS; CACHE ACCESS; CONTROL MECHANISM; EXECUTION TIME; GLOBAL BEHAVIORS; GLOBAL INFORMATIONS; LEAST RECENTLY USED; LOCAL INFORMATION; LOCALITY OF REFERENCE; MEMORY ACCESS; STATE MACHINE;

CONTOUR FOLLOWERS;

CACHE MEMORY;

EID: 77953507080     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152922.1101874     Document Type: Conference Paper

References (14)

1. A.S.Dhodapkar and J.E.Smith. Managing Multiconfiguration Hardware via Dynanic Working Set Analysis. Proceedings of the International Symposium on Computer Architecture, pages 233-244, 2002.
2. Compaq. Alpha 21264 Microprocessor Hardware Reference Manual. Technical report, Compaq Computer Corporation, 1999.
3. D.H.Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. Proceedings of the 32nd International Symposium on Microarchtiecture, pages 248-259, 1999.
4. Intel Corporation. Intel StrongARM SA-110 Microrprocessor. http://www.intel.com/design/strong/sa-110doc.htm, 1999.
5. K.Flautner, N.S.Kim, S.Martin, D.Blaauw, and T.Mudge. Drowsy Caches: Simple Techniques for Reducing Leakage Power. Proceedings of International Symposium on Computer Architecture, pages 148-157, 2002.
6. MediaBench. http://cares.icsl.ucla.edu/MediaBench.
7. N.Megiddo and D.S.Modha. A Simple Adaptive Cache Algorithm Outperforms LRU. IBM Research Report, 2003.
8. N.S.Kim, T.Austin, D.Blaauw, T.Mudge, K.Flautner, J.S.Hu, M.J.Irwin, M.Kandemir, and V.Narayanan. Leakage Current: Moore's Law Meets Static Power. IEEE Computer, 36(12):68-75, 2003.
9. S.Dropsho, A.Buyuktosunoglu, R.Balasubramonian, D.H.Albonesi, S.Dwarkadas, G.Semeraro, G.Magklis, and M.L.Scott. Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power. Proceedings of Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT'02), pages 141-152, 2002.
10. S.H.Yang, M.D.Powell, B.Falsafi, K.Roy, and T. Vijaykumar. An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. Proceedings of HPCA01, pages 147-158, 2001.
11. S.Rusu, H.Muljono, and B.Cherkauer. Itanium 2 Processor 6M: Higher Frequency and Larger L3 Cache. IEEE Micro, 24(2):10-18, 2004.
12. M. R. Stan and K. Skadron. Power-Aware Computing. IEEE Computer, 36(12):35-38, 2003.
13. Standard Performance Evaluation Corporation. http://www.spec.org/.
14. T.Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59-67, 1996.