Efficient execution of Kahn Process Networks on Multi-Processor Systems using protothreads and windowed FIFOs

2009 IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2009

Volumn , Issue , 2009, Pages 35-44

  Haid, Wolfgang ^a   Schor, Lars ^a   Huang, Kai ^a   Bacivarov, Iuliana ^a   Thiele, Lothar ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DEVELOPERS; CELL BROADBAND ENGINE; COMPUTING CAPABILITY; KAHN PROCESS NETWORKS; MULTI PROCESSOR SYSTEMS; MULTIPLE PROCESSORS; MULTIPROCESSOR-SYSTEM; PARALLEL APPLICATION; PROCESSOR SYSTEMS; SPEED-UPS;

MULTIPROCESSING SYSTEMS; REAL TIME SYSTEMS;

EMBEDDED SYSTEMS;

EID: 74549124325     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTMED.2009.5336828     Document Type: Conference Paper

References (34)

1. G. Kahn, "The Semantics of a Simple Language for Parallel Programming," in Proc. IFIP Congress, Stockholm, Sweden, Aug. 1974, pp. 471-475.
2. A. Dunkels, O. Schmidt, T. Voigt, and M. Ali, "Protothreads: Simplifying Event-Driven Programming of Memory-Constrained Embedded Systems," in Proc. Int'l Conf. on Embedded Networked Sensor Systems (SENSYS), Boulder, CO, USA, Nov. 2006, pp. 29-42.
3. L. Thiele, I. Bacivarov, W. Haid, and K. Huang, "Mapping Applications to Tiled Multiprocessor Embedded Systems," in Int'l Conf. on Application of Concurrency to System Design (ACSD), Bratislava, Slovak Republic, Jul. 2007, pp. 29-40.
4. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the Cell Multiprocessor," IBM Journal of Research and Development, vol. 49, no. 4/5, pp. 589-604, 2005.
5. E. A. Lee and T. M. Parks, "Dataflow Process Networks," Proc. of the IEEE, vol. 83, no. 5, pp. 773-799, May 1995.
6. A. Nieuwland, J. Kang, O. P. Gangwal, R. Sethuraman, N. Busá, K. Goossens, R. P. Llopis, and P. Lippens, "C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems," Design Automation for Embedded Systems, vol. 7, no. 3, pp. 233-270, Oct. 2002.
7. S. Kwon, Y. Kim, W.-C. Jeun, S. Ha, and Y. Paek, "A Retargetable Parallel-Programming Framework for MPSoC," ACM Trans. on Design Automation of Electronic Systems, vol. 13, no. 3, pp. 39:1-39:18, Jul. 2008.
8. A. D. Pimentel, C. Erbas, and S. Polstra, "A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels," IEEE Trans. Comput., vol. 55, no. 2, pp. 99-112, Feb. 2006.
9. H. Nikolov, T. Stefanov, and E. Deprettere, "Systematic and Automated Multiprocessor System Design, Programming, and Implementation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 3, pp. 542-555, Mar. 2008.
10. T. Kangas, P. Kukkala, H. Orsila, E. Salminen, M. Hännikäinen, and T. D. Hämäläinen, "UML-Based Multiprocessor SoC Design Framework," ACM Trans. Embedded Comp. Systems, vol. 5, no. 2, pp. 281-320, May 2006.
11. A. Kumar, S. Fernando, Y. Ha, B. Mesman, and H. Corporaal, "Multiprocessor Systems Synthesis for Multiple Use-Cases of Multiple Applications on FPGA," ACM Trans. on Design Automation of Electronic Systems, vol. 31, no. 3, pp. 40:1-40:27, Jul. 2008.
12. S. S. Bhattacharyya, G. Brebner, J. W. Janneck, J. Eker, C. von Platen, M. Mattavelli, and M. Raulet, "OpenDF - A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems," in Proc. First Swedish Workshop on Multi-Core Computing (MCC), Uppsala, Sweden, Nov. 2008.
13. S. A. Edwards and O. Tardieu, "SHIM: A Determinstic Model for Heterogeneous Embedded Systems," IEEE Trans. VLSI Syst., vol. 14, no. 8, pp. 854-867, Aug. 2006.
14. S. A. Edwards, N. Vasudevan, and O. Tardieu, "Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads," in Proc. Design, Automation and Test in Europe (DATE), Munich, Germany, Mar. 2008, pp. 1498-1503.
15. "eCos Home Page," http://ecos.sourceware.org/.
16. E. A. de Kock, G. Essink, W. J. M. Smits, P. van der Wolf, J.-Y. Brunel, W. M. Kruijtzer, P. Lieverse, and K. A. Vissers, "YAPI: Application Modeling for Signal Processing Systems," in Proc. Design Automation Conference (DAC), Los Angeles, CA, USA, Jun. 2000, pp. 402-405.
17. K. Huang, D. Grünert, and L. Thiele, "Windowed FIFOs for FPGAbased Multiprocessor Systems," in Proc. Int'l Conf. on Application-Specific Systems, Architectures and Processors (ASAP), Montreal, Canada, Jul. 2007, pp. 36-41.
18. P. van der Wolf, E. A. de Kock, T. Henriksson, W. Kruijtzer, and G. Essink, "Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach," in Proc. Int'l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2004, pp. 206-217.
19. W. Thies, M. Karczmarek, and S. Amarasinghe, "StreamIt: A Language for Streaming Applications," in Proc. Int'l Conf. on Compiler Construction, Grenoble, France, Apr. 2002, pp. 179-196.
20. D. Zhang, Q. J. Li, R. Rabbah, and S. Amarasinghe, "A Lightweight Streaming Layer for Multicore Execution," SIGARCH Comput. Archit. News, vol. 36, no. 2, pp. 18-27, May 2008.
21. E. A. Lee and D. G. Messerschmitt, "Synchronous Data Flow," Proceedings of the IEEE, vol. 75, no. 9, pp. 1235-1245, Sep. 1987.
22. K. Fatahalian, T. J. Knight, M. Houston, M. Erez, D. R. Horn, L. Leem, J. Y. Park, M. Ren, A. Aiken, W. J. Dally, and P. Hanrahan, "Sequoia: Programming the Memory Hierarchy," in Proc. ACM/IEEE Conf. on Supercomputing (SC), Tampa, FL, USA, Nov. 2006.
23. "OpenMP," http://openmp.org/.
24. "Message Passing Interface," http://www.mpi-forum.org/.
25. P. G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, D. Lyonnard, O. Benny, B. Lavigueur, D. Lo, G. Beltrame, V. Gagné, and G. Nicolescu, "Parallel Programming Models for a Multiprocessor SoC Platform Applied to Networking and Multimedia," IEEE Trans. VLSI Syst., vol. 14, no. 7, pp. 667-680, Jul. 2006.
26. K. Kim, J. Lee, H.-W. Park, and S. Ha, "Automatic H.264 Encoder Synthesis for the Cell Processor from a Target Independent Specification," in Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), Atlanta, GA, USA, Oct. 2008, pp. 95-100.
27. D. Nadezhkin, S. Meijer, T. Stefanov, and E. Deprettere, "Realizing FIFO Communication when Mapping Kahn Process Networks onto the Cell," in Proc. Int'l Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS), Samos, Greece, Jul. 2009, pp. 308-317.
28. N. Vasudevan and S. A. Edwards, "Celling SHIM: Compiling Deterministic Concurrency to a Heterogeneous Multicore," in Proc. ACM Symposium on Applied Computing (SAC), Honolulu, Hawaii, USA, Mar. 2009, pp. 1626-1631.
29. M. Ruggiero, M. Lombardi, M. Milano, and L. Benini, "Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor," in Proc. EUROMICRO Conf. on Digital System Design (DSD), Parma, Italy, Sep. 2008, pp. 645-650.
30. S. Pakin, "Receiver-initiated Message Passing over RDMA Networks," in Proc. Int'l Parallel and Distributed Processing Symposium (IPDPS), Miami, FL, USA, Apr. 2008, pp. 1-12.
31. T. M. Parks, "Bounded Scheduling of Process Networks," Ph.D. dissertation, University of California, Dec. 1995.
32. M. Geilen and T. Basten, "Requirements on the Execution of Kahn Process Networks," in Proc. European Symposium on Programming (ESOP), Warsaw, Poland, Apr. 2003, pp. 319-334.
33. T. Basten and J. Hoogerbrugge, "Efficient Execution of Process Networks," in Proc. Communicating Process Architectures (CPA), Bristol, UK, Sep. 2001, pp. 1-14.
34. "IBM SDK for Multicore Acceleration," http://www.ibm.com/ developerworks/power/cell/.