A miniature Q-band CMOS LNA with triple-cascode topology

IEEE MTT-S International Microwave Symposium Digest

Volumn , Issue , 2009, Pages 677-680

  Huang Jr , Bo ^a   Wang, Huei ^a   Lin, Kun You ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Cascode; CMOS; Low noise amplifier; MMIC

Indexed keywords

CASCODE; CASCODE DEVICE; CASCODE TOPOLOGY; CHIP SIZES; CMOS LNA; CMOS LOW NOISE AMPLIFIERS; CMOS TECHNOLOGY; COMPACT SIZE; HIGH GAIN; MINIMUM NOISE FIGURE; POWER CONSUMPTION; SMALL SIGNAL GAIN;

AUDIO FREQUENCY AMPLIFIERS; CMOS INTEGRATED CIRCUITS; INSULATING MATERIALS; MICROWAVE CIRCUITS; MICROWAVES; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; TOPOLOGY;

LOW NOISE AMPLIFIERS;

EID: 73049089662     PISSN: 0149645X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSYM.2009.5165787     Document Type: Conference Paper

References (12)

1. Jeng-Han Tsai, et al., "A miniature Q-band low noise amplifier using 0.13μm CMOS technology," IEEE MWCL, vol. 16, no. 6, pp. 327-329, June 2006.
2. M.A. Masud, et al., "90 nm CMOS MMIC amplifier," in IEEE RFIC Symp. Dig., June 2004, pp. 201-204.
3. Shih-Chieh Shin, et al., "A 3.9-dB NF low-noise amplifier using 0.18μm CMOS technology," IEEE MWCL, vol. 15, no. 7, pp. 448-450, July 2005.
4. Antonio Liscidini, et al., "Common gate transformer feedback LNA in a high IIP3 current mode RF CMOS front-end," IEEE 2006 CICC Proc., Sep. 2006, pp. 25-28.
5. Kuo-Jung Sun, et al., "A noise optimization formulation for CMOS low-noise amplifiers with on-chip low-Q inductors," IEEE T-MTT, vol. 54, no. 4, pp. 1554-1560, Apr. 2006.
6. H. Shigematsu, et al., "Millimeter-wave CMOS circuit design," IEEE T-MTT, vol. 53, no. 2, pp. 472-477, Feb. 2005.
7. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," IEEE JSSC, vol. 39, no. 3, pp. 522-528, Mar. 2004.
8. C. H. Doan, et al., "Millimeter-wave CMOS design," IEEE JSSC, vol. 40, no. 1, pp. 144-155, Jan. 2005.
9. Chieh-Min Lo, Chin-Shen Lin, and Huei Wang, "A miniature V-band 3-stage cascode LNA in 0.13ìm CMOS," ISSCC Dig. Tech. papers, pp. 402-403, Feb. 2006.
10. Hyoung-Seok Oh, et al., "A fully-integrated +23-dBm CMOS triple cascode linear power amplifier with inner-parallel power control scheme," in IEEE RFIC Symp. Dig., June 2006, pp. 4-7.
11. Kuo-Jung Sun, et al., "A 10.8-GHz CMOS low-noise amplifier using parallel-resonant inductor," IEEE MTT-S IMS, Dig., 2007, pp. 1795-1798.
12. M. Varonnen, et al., "Millimeter-wave integrated circuits in 65-nm CMOS," IEEE JSSC, vol. 43, no. 9, pp. 1991-2002, Sep. 2008.