An industrial fault injection platform for soft-error dependability analysis and hardening of complex system-on-a-chip

IEEE International Reliability Physics Symposium Proceedings

Volumn , Issue , 2009, Pages 212-220

  Daveau, Jean Marc ^a   Blampey, Alexandre ^a   Gasiot, Gilles ^a   Bulone, Joseph ^a   Roche, Philippe ^a  

^a STMICROELECTRONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIZE; COMPLEX SYSTEMS; CONFORMANCE TESTING; DEPENDABILITY ANALYSIS; EMULATION PLATFORM; FAULT COVERAGES; FAULT INJECTION; HARDWARE EMULATION; SAFETY ANALYSIS; SAFETY REQUIREMENTS; SOC VERIFICATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; FAULT TREE ANALYSIS; HARDENING; RELIABILITY; SAFETY TESTING; SECURITY SYSTEMS;

SOFTWARE TESTING;

EID: 70449102741     PISSN: 15417026     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IRPS.2009.5173253     Document Type: Conference Paper

References (24)

1. J. Arlat, Y. Crouzet, J. Karlsson, P. Folkesson, E. Fuchs, and G. Leber, "Comparison of physical and software implemented fault injection techniques," IEEE Transactions on Computers, vol. 52, no. 9, September 2003.
2. A. Abdollahi, "Probabilistic decision diagrams for exact probabilistic analysis," in Proceeding of the IEEE/ACM International Conference on Computer Aided Design, November 2007.
3. nd IEEE international Symposium on Defect and Fault Tolerance in VLSI Systems, October 2007.
4. D. Bhaduri, S. Shukla, P. Graham, and M. Gokhale, "Reliability analysis of large circuit using scalable techniques and tools," IEEE Transactions on Circuits and Systems, vol. 54, no. 11, November 2007.
5. -, "Scalable techniques and tools for reliability analysis of large circuits," in Proceeding of the 20th international Conference on VLSI Design, June 2007.
6. M. Choudhury and K. Mohanram, "Accurate and scalable reliability analysis of logic circuits," in Proceeding of the Design Automation and Test in Europe Conference, April 2007.
7. L. Naviner, M. de Vasconcelos, D. Franco, and J. Naviner, "Efficient computation of logic circuit reliability based on probabilistic transfer matrix," in Proceeding of the International Conference on Design and Technology of Integrated system in Nanoscale Era, March 2008.
8. nd IEEE international Symposium on Defect and Fault Tolerance in VLSI Systems, October 2007.
9. N. Wang, A. Mahesri, and S. Patel, "Examining ace analysis reliability estimates using fault injection," in Proceeding of the 34th International Symposium on Computer Architecture, June 2007.
10. L. Massengill, A. Baranski, D. V. Nort, J. Meng, and B. Bhuva, "Analysis of single-event effects in combinatorial logic - simulation of the amd2901 bitslice processor," IEEE Transactions on Nuclear Science, vol. 47, no. 6, December 2000.
11. M. García-Valderas, P. Peronnard, C. López-Ongil, R. Ecoffet, F. Bezerra, and R. Velazco, "Two complementary approaches for studying the effect of seus on digital processors," IEEE Transactions on Nuclear Science, vol. 54, no. 4, August 2007.
12. C. López-Ongil, L. entrena, M. García-Valderas, M.Portela, M. Aguire, J.Tombs, V.Baena, and F. Munoz, "A unified environment for fault injection at any design level based on emulation," IEEE Transactions on Nuclear Science, vol. 54, no. 4, august 2007.
13. C. López-Ongil, M. García-Valderas, and M.Portela-García, "Autonomous fault evaluation emulation: A new fpga-based acceleration system for hardness evaluation," IEEE Transactions on Nuclear Science, vol. 54, no. 1, February 2007.
14. M. S. Reorda, L. Sterpone, M. Violante, M. Portela-García, C. López-Ongil, and L. Entrena, "Fault injection based reliability evaluation of sopc's," in Proceeding of the 11th IEEE European Test symposium, May 2006.
15. J. Rivers, P. Bose, P. Kudva, J. Wellman, P. Sanda, E. Cannon, and L. Alves, "Phaser: Phased methodology for modeling the system-level effects of soft errors," IBM Journal of Research and Development, vol. 52, no. 3, May 2008.
16. D. Powell, E. Martins, J. Arlat, and Y. Crouzet, "Estimators for fault tolerance coverage evaluation," IEEE Transactions on Computers, vol. 44, no. 2, February 1995.
17. G. Gasiot, D. Giot, and P. Roche, "Multiple cell upsets as the key contribution to the total ser of 65nm cmos srams and its dependence on well engineering," in Proceeding of the Nuclear and Space Radiation Effects Conference, July 2007.
18. M. Galassi and all, GNU Scientific Library, http://www.gnu.org/ software/gsl/.
19. C. Grinstead and J. Laurie-Snell, Introduction to Probability, 2nd ed. American Mathematical Society, 1997.
20. M. Cukier, D. Powell, and J. Arlat, "Coverage evaluation methods for stratified fault injection," IEEE Transactions on Computers, vol. 48, no. 7, July 1999.
21. J. Barlett, J. Kotrlik, and C. Higgins, "Organizational research: Determining appropriate sample size in survey research," Information Technology, Learning, and Performance Journal, vol. 19, no. 1, spring 2001.
22. Accellera, Standard Co-Emulation Modeling Interface, http://www.eda.org/itc/.
23. Aeroflex Gaisler, http://www.gaisler.com/.
24. The Embedded Microprocessor Benchmark Consortium, http://www.eembc.org/.