Probabilistic decision diagrams for exact probabilistic analysis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 266-272

  Abdollahi, Afshin ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL TOOLS; COMPUTER-AIDED DESIGN; DECISION DIAGRAMS; EXPRESSIVE POWER; INTERNATIONAL CONFERENCES; OUTPUT ERROR; PROBABILISTIC ANALYSES; PROBABILISTIC BEHAVIOR; SPACE EFFICIENCIES; USEFUL PROPERTIES;

DECISION THEORY; DESIGN; GRAPHIC METHODS; NETWORKS (CIRCUITS); PROBABILITY DISTRIBUTIONS; RISK ASSESSMENT;

PROBABILITY;

EID: 50249102836     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397276     Document Type: Conference Paper

References (21)

1. International Technology Roadmap for Semiconductors, ITRS, 2006. http://public.itrs.net/
2. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," IEEE Micro, vol.23, Jul.-Aug. 2003, pp. 14-19.
3. C. Yang, M. Ciesielski, and V. Singhal, "BDS: a BDD-based logic optimization system," in Proc. ACM/IEEE Design Automation Conf., June 2000, pp. 92-97.
4. Afshin Abdollahi and Massoud Pedram, "Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams," Proc. of Design Automation and Test in Europe, Mar. 2006, pp. 317-322.
5. J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," in Automata Studies (C. E. Shannon and J. McCarthy, eds.), pp. 43-98, Princeton Univ. Press, Princeton, N.J., 1954.
6. N. Pippenger, "Reliable Computation by Formulas in the Presence of Noise", IEEE Trans on Inf. Theory, vol. 34(2), pp. 194-197, 1988.
7. J. B. Gao, Yan Qi and J.A.B. Fortes,"Bifurcations and Fundamental Error Bounds for Fault-Tolerant Computations" IEEE Transactions on Nanotechnology, vol. 4-4 pp. 395-402, July 2005.
8. V. L. Levin,"Probability Analysis of Combination Systems and their Reliability,"Engin. Cybernetics, no 6. Nov-Dec. 1964, pp. 78-84.
9. K.N. Patel, J.P. Hayes, and I.L. Markov, "Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models," IWLS, May 2003, pp. 59-64.
10. S. Krishnaswamy, G. F. Viamontes, I. L. Markov, J. P. Hayes, "Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices," In Proc. of the Design, Automation and Test Europe Conference, March 2005, pp. 282-287.
11. T. Rejimon and S. Bhanja, "Scalable Probabilistic Computing Models using Bayesian Networks", IEEE Midwest Symposium on Circuits and Systems, pp. 712-715, July 2005.
12. R.I. Bahar, J. Mundy and J. Chan, "A Probabilistic Based Design Methodology for Nanoscale Computation", ICCAD, 2003, pp. 480486.
13. C. Y. Lee, "Representation of Switching Circuits by Binary Decision Programs," Bell System Technical Journal, vol. 38, no. 4, 1959, pp. 985-999.
14. S. B. Akers, "Functional Testing with Binary Decision Diagrams," Annual Conference of Fault-Tolerant Computing, 1978, pp. 75-82.
15. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Transactions on Computers, vol. 35, 1986, pp. 677-691.
16. K. Brace, R. Rudell, and R. Bryant, "Efficient Implementation of a BDD Package," Design Automation Conference, 1990, pp. 4045.
17. Y.-T. Lai, M. Pedram, and S. Vrudhula, "EVBDD-Based Algorithms for Integer Linear Programming, Spectral Transformation, and Function Decomposition," IEEE Transactions on Computer-Aided Design, vol. 8, 1994, pp. 959-975.
18. M. Jaeger, "Probabilistic decision graphs-combining verification and AI techniques for probabilistic inference," International Journal of Uncertainty, Fuzziness and Knowledge-Based Systems archive, Volume 12, Issue SUPPLEMENT, 2004, pp. 1942.
19. A. Shen, S.Devadas and A. Ghosh, "Probabilistic manipulation of boolean functions using free boolean diagrams," IEEE transactions on computer-aided design of integrated circuits and systems, 1995, vol. 14, no1, pp. 87-95.
20. R. E. Bryant and Y. A. Chen.,"Verification of Arithmetic Circuits with Binary Moment Diagrams, " Proceedings of 32th Design Automation Conference, 1995, pp 535-541.
21. R. Drechsler, B. Becker and S. Ruppertz, "The K*BMD: A Verification Data Structure," IEEE Design and Test of Computers 14(2), 1997, pp. 51-59.