Autonomous fault emulation: A new FPGA-based acceleration system for hardness evaluation

IEEE Transactions on Nuclear Science

Volumn 54, Issue 1, 2007, Pages 252-261

  Ĺopez Ongil, Celia ^a,b   García Valderas, Mario ^a,b   Portela García, Marta ^a,b   Entrena, Luis ^b  

^a IEEE   (Spain)

^b UNIVERSIDAD CARLOS III DE MADRID   (Spain)

Author keywords

Fault emulation; Fault injection; Fault tolerance; FFGA; Reliability testing; SEU

Indexed keywords

FAULT EMULATION; FAULT INJECTION; RELIABILITY TESTING; SOFT ERRORS;

AUTONOMOUS AGENTS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDNESS TESTING; NANOSYSTEMS; VLSI CIRCUITS;

FAULT TOLERANCE;

EID: 33847733939     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.889115     Document Type: Article

References (22)

1. International Technology Roadmap for Semiconductors, 2001 Edition.
2. R. Velazco, S. Rezgui, and R. Ecoffet, "Predicting error rate for microprocessor-based digital architectures through C.E.U. (code emulating upsets) injection," IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2405-2411, Dec. 2000.
3. J. Karlsson, P. Folkesson, J. Arlat, Y. Crouzet, G. Leber, and J. Reisinger, "Application of three physical fault injection techniques to the experimental assessment of the MARS architecture," in Proc. Int. Working Conf. Dependable Computing for Critical Applications, Urbana/Champaign, IL, Sep 1995, pp. 150-161.
4. R. Velazco, S. Karoui, T. Chapuis, D. Benezech, and L. H. Rosier, "Heavy ion test results for the 68020 microprocessor and the 68882 coprocessor," IEEE Trans. Nucl. Sci., vol. 39, no. 3, pp. 436-440, Jun. 1992.
5. R. Velazco, T. Calin, M. Nicolaidis, S. C. Moss, S. D. LaLumondiere, V. T. Tran, and R. Koga, "SEU-hardened storage cell validation using a pulsed laser," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2843-2848, Dec. 1996.
6. F. Vargas, D. L. Cavalcante, E. Gatti, D. Prestes, and D. Lupi, "On the proposition of an EMI-based fault injection approach," in Proc. 11th IEEE Int. On-Line Testing Symp., Jul. 2005, pp. 207-208.
7. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault injection into VHDL models: the MEFISTO tool," in Proc. FTCS-24, Int. Symp. Fault Tolerant Computing, 1994, pp. 66-75.
8. T. A. Delong, B. W. Johnson, and J. A. Profeta, III, "A fault injection technique for VHDL behavioral-kevel models," IEEE Des. Test Comput., pp. 24-33, Winter, 1996.
9. V. Sieh, O. Tschäche, and F. Balbach, "VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions," in Proc. 27th Int. Symp. Fault Tolerant Computing, Jun. 1997, pp. 32-36.
10. L. Berrojo, F. Corno, L. Entrena, I. González, C. Löpez, M. Sonza, and G. Squillero, "An industrial environment for high-level fault-tolerant structures insertion and validation," in IEEE VLSI Test Symp., Monterey, CA, May 2002, pp. 229-236.
11. F. Lima, S. Rezgui, L. Carro, R. Velazco, and R. Reis, "On the use of VHDL simulation and emulation to derive error rates," in Proc. 6th Conf. Radiation and its Effects on Components and Systems (RADECS'01), Grenoble, France, Sep. 2001.
12. L. Antoni, R. Leveugle, and B. Feher, "Using run-time reconfiguration for fault injection in HW prototypes," in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, 2002, pp. 245-253.
13. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante, "FPGA-based fault injection techniques for fast evaluation of fault tolerante in VLSI circuits," in Proc. Forum on Programmable Logic (FPL), Belfast, Northern Ireland, Aug. 2001.
14. _, "Exploiting circuit emulation for fast hardness evaluation," IEEE Trans. Nucl. Sci., vol. 48, no. 6, pp. 2210-2216, Dec. 2001.
15. A. Ejlali, B. M. Al-Hashimi, and S. Ghassem Miremadi, "Fast observation architecture for FPGA-based SEU analysis," in Proc. 10th European Test Symp. (ETS'05), Talinn, Estonia, May 2005.
16. I. González and L. Berrojo, "Supporting fault tolerance in an industrial environment: the AMATISTA approach," in Proc. IEEE Int. On-Line Test Workshop, 2001, pp. 178-183.
17. C. López-Ongil, M. García-Valderas, M. Portela- García, and L. Entrena-Arrontes, "Autonomous transient fault emulation on FPGAs for accelerating fault grading," in Int. On-Line Testing Symp., Saint-Raphael, France, Jul. 2005, pp. 43-48.
18. M. Aguirre, J. N. Tombs, F. Muñoz, V. Baena, A. Torralba, A. Fernández-León, F. Tortosa, and D. González- Gutiérrez, "A FPGA based hardware emulator for the insertion and analysis of single event upsets in VLSI designs," in Proc. Radiation Effects on Components and Systems Conf. (RADECS), Madrid, Spain, Sep. 2004.
19. "Celoxica RC1000 Hardware Reference Manual," ver. 2.3, 2004.
20. [Online]. Available: www.xilinx.com
21. F. Corno, M. Sonza Reorda, and G. Squillero, "RT-Level ITC'99 benchmarks and first ATPG results," IEEE Des. Test Comput., pp. 44-53, Jul.-Aug. 2000.
22. [Online]. Available: www.opencores.org