Analytical results for design space exploration of multi-core processors employing thread migration

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2008, Pages 229-232

  Rao, Ravishankar ^a   Vrudhula, Sarma ^a,b   Berezowski, Krzysztof ^a,b  

^a ARIZONA STATE UNIVERSITY   (United States)

^b TIMA LABORATORY   (France)

Author keywords

Analytical; Leakage dependence on temperature; Thermal management; Thermal model; Thread migration; Throttling; Throughput

Indexed keywords

ANALYTICAL; LEAKAGE DEPENDENCE ON TEMPERATURE; THERMAL MANAGEMENT; THERMAL MODEL; THREAD MIGRATION; THROTTLING; THROUGHPUT;

LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; POWER ELECTRONICS; SPACE RESEARCH; TEMPERATURE CONTROL; THERMAL VARIABLES CONTROL; THERMOGRAPHY (TEMPERATURE MEASUREMENT);

DESIGN;

EID: 57549092060     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1393921.1393981     Document Type: Conference Paper

References (8)

1. P. Chaparro, J. González, G. Magkfis, Q. Cai, and A. González. Understanding the thermal implications of multicore architectures. IEEE Trans. Parallel and Distributed Sys., 18(8):1055-1065, August 2007.
2. T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec. Performance implications of single thread migration on a chip multi-core. ACM SIGARCH Comp. Arch. News, 33(4):80-91 September 2005.
3. J. Donald and M. Martonosi. Techniques for rnulticore thermal management: Classification and new exploration. In Proc. ISCA, 2006.
4. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-run: Leveraging SMT and CMP to manage power density through the operating system. In Proc. Arch. Support Prog. Lang, and Operating Sys. (ASPLOS), pages 260-270, 2004.
5. W. Liao, L. He, and K. M. Lepak. Temperature and supply voltage aware performance and power modeling at microarchitecture level. IEEE Trans. Computer-Aided Design, 24(7):1042-1053, July 2005.
6. P. Michaud, A. Seznec, D. Fetis, Y. Sazeides, and T. Constantinou. A study of thread migration in temperature-constrained mullicorcs. ACM Trans. Arch. Code Opt., 4(2):9-1-9-28, June 2007.
7. R. Rao, S. Vrudhula, and C. Chakrabarti. Throughput of multi-core processors under thermal constraints. In Proc. ISLPED, pages 201-206, August 2007.
8. K. Skadron, T. Abdelzaher, and M. R. Stan. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management. In Proc. HPCA, pages 17-28, 2002.