REPAS: Reliable execution for parallel applications in Tiled-CMPs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5704 LNCS, Issue , 2009, Pages 321-333

  Sánchez, Daniel ^a   Aragón, Juan L ^a   García, José M ^a  

^a UNIVERSITY OF MURCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SUPPORT; ATOMIC OPERATION; EXECUTION TIME; HARDWARE DUPLICATION; HARDWARE RESOURCES; MULTI-THREADING; PARALLEL APPLICATION; PERFORMANCE DEGRADATION; REDUNDANT SYSTEM; RELIABLE EXECUTION; SCALING TECHNOLOGY; SHARED MEMORIES; SOFT ERROR; SUPPLY VOLTAGE REDUCTION; TEMPERATURE FLUCTUATION;

ARTIFICIAL INTELLIGENCE; BIOINFORMATICS; ENERGY EFFICIENCY; ERRORS; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; HARDWARE; QUALITY ASSURANCE;

COMPUTER HARDWARE;

EID: 70350645292     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03869-3_32     Document Type: Conference Paper

References (21)

1. Bartlett, J., Gray, J., et al.: Fault tolerance in tandem computer systems. In: The Evolution of Fault-Tolerant Systems (1987)
2. Gomaa, M., Scarbrough, C., et al.: Transient-fault recovery for chip multiprocessors. In: Proc. of the 30th annual Int' Symp. on Computer architecture (ISCA 2003), San Diego, California, USA (2003)
3. González, A., Mahlke, S., et al.: Reliability: Fallacy or reality? IEEE Micro. 27(6) (2007)
4. Kumar, S., Aggarwal, A.: Speculative instruction validation for performance-reliability trade-off. In: Proc. of the 2008 IEEE 14th Int' Symp. on High Performance Computer Architecture (HPCA 2008), Salt Lake City, USA (2008)
5. LaFrieda, C., Ipek, E.: et al. Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In: Proc. of the 37th Annual IEEE/IFIP Int' Conf. on Dependable Systems and Networks (DSN 2007), Edinburgh, UK (2007)
6. Magnusson, P., Christensson, M., et al.: Simics: A full system simulation platform. Computer 35(2) (2002)
7. Martin, M.K., Sorin, D.J., et al.: Multifacet's general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News 33(4) (2005)
8. Mukherjee, S.: Architecture design for soft errors. Morgan Kaufmann, San Francisco (2008)
9. Mukherjee, S., Kontz, M., et al.: Detailed design and evaluation of redundant multithreading alternatives. In: Proc. of the 29th annual Int' Symp. on Computer architecture (ISCA 2002), Anchorage, AK, USA (2002)
10. Pizza, M., Strigini, L., et al.: Optimal discrimination between transient and permanent faults. In: Third IEEE International High-Assurance Systems Engineering Symposium, pp. 214-223 (1998)
11. Rashid, M., Huang, M.: Supporting highly-decoupled thread-level redundancy for parallel programs. In: Proc. of the 14th Int' Symp. on High Performance Computer Architecture (HPCA 2008), Salt Lake City, USA (2008)
12. Reinhardt, S.K., Mukherjee, S.: Transient fault detection via simultaneous multithreading. In: Proc. of the 27th annual Int' Symp. on Computer architecture (ISCA 2000), Vancouver, BC, Canada (2000)
13. Rotenberg, E.: Ar-smt: A microarchitectural approach to fault tolerance in microprocessors. In: Proc. of the 29th Annual Int' Symp. on Fault-Tolerant Computing (FTCS 1999), Madison, WI, USA (1999)
14. Shivakumar, P., Kistler, M., et al.: Modeling the effect of technology trends on soft error rate of combinational logic. In: Proc. of the Int' Conf. on Dependable Systems and Networks (DSN 2002), Bethesda, MD, USA (2002)
15. Smolens, J.C., Gold, B.T., et al.: Fingerprinting: Bounding soft-error-detection latency and bandwidth. IEEE Micro. 24(6) (2004)
16. Smolens, J.C., Gold, B.T., et al.: Reunion: Complexity-effective multicore redundancy. In: Proc. of the 39th Annual IEEE/ACM Int' Symp. on Microarchitecture (MICRO 39), Orlando, FL, USA (2006)
17. Sánchez, D., Aragón, J.L., et al.: Evaluating dynamic core coupling in a scalable tiled-cmp architecture. In: Proc. of the 7th Int. Workshop on Duplicating, Deconstructing, and Debunking (WDDD 2008). In conjunction with ISCA (2008)
18. Taylor, M.B., Kim, J., et al.: The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro. 22(2), 25-35 (2002)
19. Vijaykumar, T., Pomeranz, I., et al.: Transient fault recovery using simultaneous multithreading. In: Proc. of the 29th Annual Int' Symp. on Computer Architecture (ISCA 2002), Anchorage, AK (2002)
20. Wells, P.M., Chakraborty, K., et al.: Adapting to intermittent faults in multicore systems. In: Proc. of the 13th Int' Conf. on Architectural support for programming languages and operating systems (ASPLOS 2008), Seattle, WA, USA (2008)
21. Zielger, J.F., Puchner, H.: SER-History, Trends and Challenges. Cypress Semiconductor Corporation (2004)