Phase-guided thread-to-core assignment for improved utilization of performance-asymmetric multi-core processors

Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering, IWMSE 2009

Volumn , Issue , 2009, Pages 73-80

  Sondag, Tyler ^a   Rajan, Hridesh ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION THREADS; CODE SECTIONS; DIE SIZE; LINUX SCHEDULERS; MULTI-CORE PROCESSOR; POWER CONSUMPTION; RESOURCE AVAILABILITY; RUNTIME COSTS; RUNTIMES; SINGLE CHIPS; TRADE OFF;

COMPUTER OPERATING SYSTEMS; DIES;

SOFTWARE ENGINEERING;

EID: 70349750057     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWMSE.2009.5071386     Document Type: Conference Paper

References (36)

1. A. Georges et al. Method-level phase behavior in java workloads. In OOPSLA, 2004.
2. F. E. Allen. Control flow analysis. In Symposium on Compiler optimization, pages 1-19, 1970.
3. M. Annavaram, E. Grochowski, and J. Shen. Mitigating amdahl's law through epi throttling. In ISCA, June 2005.
4. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore architectures pp 506. In ISCA, June 2005.
5. M. Becchi and P. Crowley. Dynamic thread assignment on heterogeneous multiprocessor architectures. In Conference on Computing frontiers (CF), pages 29-40, 2006.
6. J. Cook, R. L. Oliver, and E. E. Johnson. Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity. Perform. Eval. Rev., 30(1), 2002.
7. D. Tam et al. Thread clustering: sharing-aware scheduling on smp-cmp-smt multiprocessors. In EuroSys, 2007.
8. A. Dhodapkar and J. Smith. Managing multi-configuration hardware via dynamic working set analysis. In ISCA, 2002.
9. A. S. Dhodapkar and J. E. Smith. Comparing program phase detection techniques. In MICRO, page 217, 2003.
10. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predicting program behavior and its variability. In Parallel Architectures and Compilation Techniques, 2003.
11. S. Eranian. permon2: a flexible performance monitoring interface for linux. In Ottawa Linux Symposium (OLS), 2006.
12. D. Geer. Industry trends: Chip makers turn to multicore processors. Computer, 38(5):11-13, 2005.
13. M. Gillespie. Preparing for the second stage of multi-core hardware: Asymmetric (heterogeneous) cores. Technical report, Intel Corporation, July 2008.
14. M. Hock, K. Jayaraman, B. Pellin, and V. Shrivastava. Phase capture and prediction with applications. Technical Report - Com. Sci. Dept. - University of Wisconsin-Madison, 2005.
15. S. Hu. Efficient Adaptation of Multiple Microprocessor Resources for Energy Reduction Using Dynamic Optimization. PhD thesis, The University of Texas at Austin, 2005.
16. M. C. Huang, J. Renau, and J. Torrellas. Positional adaptation of processors: application to energy reduction. SIGARCH Comput. Archit. News, 31(2):157-168, 2003.
17. J. C. Mogul et al. Using asymmetric single-isa cmps to save energy on operating systems. IEEE Micro, 2008.
18. J. Dongarra et al. Experiences and lessons learned with a portable interface to hardware performance counters. In PADTAD, 2003.
19. J. Lau, E. Perelman, and B. Calder. Selecting software phase markers with code structure analysis. In CGO, 2006.
20. J. Lau, S. Schoenmackers, and B. Calder. Transition phase classification and prediction. In HPCA, 2005.
21. M. Merten et al. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In ISCA, 1999.
22. P. Nagpurkar, C. Krintz, M. Hind, P. F. Sweeney, and V. T. Rajan. Online phase detection algorithms. In CGO, 2006.
23. N. Peleg and B. Mendelson. Detecting change in program behavior for adaptive optimization. In PACT, 2007.
24. C. Pereira and R. Gupta. Using program phases as meta-data for runtime energy optimization. Technical report, Dept. of Computer Sc. & Eng., UC San Diego, 2004.
25. R. Balasubramonian et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In MICRO, 2000.
26. R. Kumar et al. Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In ISCA, page 64, 2004.
27. R. Kumar et al. Heterogeneous chip multiprocessors. Computer, 38(11):32-38, 2005.
28. R. Kumar et al. Core architecture optimization for heterogeneous chip multiprocessors. In PACT, 2006.
29. S. Y. Borkar et al. Platform 2015: Intel processor and platform evolution for the next decade. Technical Report White Paper, Intel Corporation, 2005.
30. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. In ASPLOS-XI, 2004.
31. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In PACT, 2001.
32. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X, 2002.
33. T. Sondag, V. Krishnamurthy, and H. Rajan. Predictive thread-to-core assignment on a heterogeneous multi-core processor. In PLOS, Oct. 2007.
34. R. Srinivasan, J. Cook, and S. Cooper. Fast, accurate microarchitecture simulation using statistical phase detection pp 147. In ISPASS, 2005.
35. T. Li et al. Efficient operating system scheduling for performance-asymmetric multi-core architectures. In Conference on Supercomputing, 2007.
36. F. Vandeputte, L. Eeckhout, and K. D. Bosschere. Exploiting program phase behavior for energy reduction on multiconfiguration processors. J. Syst. Archit., 53(8), 2007.