Fast, accurate microarchitecture simulation using statistical phase detection

ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn 2005, Issue , 2005, Pages 147-156

  Srinivasan, Ram ^a   Cook, Jeanine ^a   Cooper, Shaun ^a  

^a NEW MEXICO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; COMPUTER SIMULATION; PROGRAM PROCESSORS; STATISTICAL METHODS;

COST FUNCTION; MICROARCHITECTURE; PHASE DETECTION; WORKLOAD;

COMPUTER ARCHITECTURE;

EID: 33744486628     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ispass.2005.1430569     Document Type: Conference Paper

References (18)

1. K. Skadron, M. Martonosi, D. August, M. Hill, D. Lilja, and V. Pai. Challenges in Computer Architecture Evaluation. IEEE Computer, 36(8), August 2003.
2. Tim Sherwood and Brad Calder. Time varying behavior of programs. UC San Diego Technical Report UCSD-CS99-630, August 1999.
3. Jeanine Cook, Richard L. Oliver, and Eric E. Johnson. Examining performance differences in worload execution phases. 4th IEEE International Workshop on Work-load Characterization, December 2001.
4. Tim Sherwood, Erez Perelman, and Brad Calder. Block distribution analysis to find periodic behavior and simulation points in applications. International Conference on Parallel Architectures and Compilation Techniques, September 2001.
5. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
6. Erez Perelman, Greg Hamerly, and Brad Calder. Picking statistically valid and early simulation points. International Conference on Parallel Architectures and Compilation Techniques, September 2003.
7. Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the 30th annual international symposium on Computer architecture, pages 84-97. ACM Press, 2003.
8. T.M. Conte. Systematic computer architecture prototyping. PhD Thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, Illinois, 1992.
9. Thomas M. Conte, Mary Ann Hirsch, and Kishore N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. IEEE International Conference on Computer Design: VLSI in Computers and Processors, October 1996.
10. A. Srivastava and A. Eustace. ATOM: a system for building customized program analysis tools. ACM SIGPLAN '94 Conf. on Programming Language Design and Implementation, June 1994.
11. S.P. Lloyd. Least square quantization in PCM. IEEE Transactions on Information Theory, 1982.
12. William H. Press, Saul A. Teukolsky, William T. Vetterling, and Brian P. Flannery. Numerical Recipes in C: The Art of Scientific Computing. Cambridge University Press, 1992.
13. Raj Jain. The Art of Computer Systems Performance Anlaysis. John Wiley & Sons, 1991.
14. D. Burger and T. M. Austin. The simplescalar tool set version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin, June 1997.
15. Advanced computer architecture performance and simulation laboratory. http://www.ece.nmsu.edu/~jcook/acaps/phases.
16. Standard performance evaluation corporation (SPEC). http://www.spec.org.
17. Standard multiple simpoints for SPEC2000. http://www.cs.ucsd.edu/~calder/ simpoint/.
18. Emmett Witchel and Mendel Rosenblum. Embra: fast and flexible machine simulation. In Proceedings of the 1996 ACM BIOMETRICS International Conference on Measurement and Modeling of computer systems, pages 68-79. ACM Press, 1996.