Predictive thread-to-core assignment on a heterogeneous multi-core processor

Proceedings of the 4th Workshop on Programming Languages and Operating Systems, PLOS 2007

Volumn , Issue , 2007, Pages

  Sondag, Tyler ^a   Krishnamurthy, Viswanath ^a   Rajan, Hridesh ^a  

^a Iowa State University

Author keywords

Heterogeneous multi core processors; Phase behavior; Static program analysis; Thread to core assignment

Indexed keywords

APPLICATION THREADS; ASSIGNMENT ALGORITHMS; CORE PROCESSORS; DIE SIZES; DYNAMIC MONITORING; EXECUTION TRACES; HETEROGENEOUS MULTI-CORE PROCESSORS; INPUT SETS; RESOURCE AVAILABILITIES; SCHEDULING DECISIONS; SINGLE CHIPS; STATIC PROGRAM ANALYSIS; THREAD-TO-CORE ASSIGNMENT; TIME CONSUMING; TRADE OFFS; TWO PHASES;

APPLICATIONS; COMPUTER PROGRAMMING LANGUAGES; COMPUTERS; DIES; GENERAL PURPOSE COMPUTERS; LINGUISTICS; PROBLEM ORIENTED LANGUAGES; PROGRAM PROCESSORS; SCHEDULING; TECHNICAL PRESENTATIONS;

COMPUTER SOFTWARE;

EID: 57349089252     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1376789.1376799     Document Type: Conference Paper

References (16)

1. [J] Intel Analysis Tools for Object Modification (Intel Atom): Release Notes: Release 1.0 Beta.
2. Saisanthosh Balakrishnan, Ravi Rajwar, Mike Upton, and Konrad Lai. The impact of performance asymmetry in emerging multicore architectures. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 506-517, Washington, DC, USA, 2005. IEEE Computer Society.
3. Michela Becchi and Patrick Crowley. Dynamic thread assignment on heterogeneous multiprocessor architectures. In CF '06: Proceedings of the 3rd conference on Computing frontiers, pages 29-10, New York, NY, USA, 2006. ACM Press.
4. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using m5. In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), 2003.
5. Philippe Charles, Christian Grothoff, Vijay Saraswat, Christopher Donawa, Allan Kielstra, Kemal Ebcioglu, Christoph von Praun, and Vivek Sarkar. X10: an object-oriented approach to non-uniform cluster computing. In OOPSLA '05: Proceedings of the 20th annual ACM SIGPLAN conference on Object oriented programming, systems, languages, and applications, pages 519-538, New York, NY, USA, 2005. ACM Press.
6. David Geer. Industry trends: Chip makers turn to muiticore processors. Computer, 38(5): 11-13, 2005.
7. Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, and Dean M. Tullsen. Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, page 81, Washington, DC, USA, 2003. IEEE Computer Society.
8. Rakesh Kumar, Dean M. Tullsen, and Norman P. Jouppi. Core architecture optimization for heterogeneous chip multiprocessors. In PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques, pages 23-32, New York, NY, USA, 2006. ACM Press.
9. Rakesh Kumar, Dean M. Tullsen, Norman R Jouppi, and Parthasarathy Ranganathan. Heterogeneous chip multiprocessors. Computer, 38(11):32-38, 2005.
10. Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, and Keith I. Farkas. Single-isa heterogeneous multi-core architectures for multithreaded workload performance.In ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, page 64, Washington, DC, USA, 2004. IEEE Computer Society.
11. J. B. MacQueen. Some methods for classification and analysis of multivariate observations. In Proceedings of the 5th Berkeley Symposium on Mathematical Statistics and Probability. University of California Press, 1967.
12. Priya Nagpurkar, Chandra Krintz, Michael Hind, Peter F. Sweeney, and V. T. Rajan. Online phase detection algorithms. In CGO '06: Proceedings of the International Symposium on Code Generation and Optimization, pages 111-123, Washington, DC, USA, 2006. IEEE Computer Society.
13. Jeffrey T. Oplinger, David L. Heine, and Monica S. Lam. In search of speculative thread-level parallelism. In PACT '99: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, page 303, Washington, DC, USA, 1999. IEEE Computer Society.
14. Jeff Parkhurst, John Darringer, and Bill Grundmann. From single core to multi-core: preparing for a new exponential. In ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pages 67-72, New York, NY, USA, 2006. ACM Press.
15. Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder Automatically characterizing large scale program behavior. In ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pages 45-57, New York, NY, USA, 2002. ACM Press.
16. Allan Snavely and Dean M. Tullsen. Symbiotic job scheduling for a simultaneous multithreaded processor. In ASPLOS-IX: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 234-244, New York, NY, USA, 2000. ACM Press.