-
1
-
-
47349100893
-
Package technology to address the memory bandwidth challenge for tera-scale computing
-
Hu G., Kalyanam H., Krishnamoorthy and Polka L., "Package Technology to Address the Memory Bandwidth Challenge for Tera-scale Computing," Intel Technology Journal, Vol.11, No.3 (2007), pp. 197-206.
-
(2007)
Intel Technology Journal
, vol.11
, Issue.3
, pp. 197-206
-
-
Hu, G.1
Krishnamoorthy, K.H.2
Polka, L.3
-
2
-
-
25844453501
-
Development of next-gereration system-on-acage (SOP) technology based on silicon carriers with fine-pitch interconnection
-
Knickerbocker, J. U. et al, "Development of next-gereration system-on-acage (SOP) technology based on silicon carriers with fine-pitch interconnection," IBM J. Res. Dev. Vol. 49, No. 4/5 (2005), pp. 725-754.
-
(2005)
IBM J. Res. Dev.
, vol.49
, Issue.4-5
, pp. 725-754
-
-
Knickerbocker, J.U.1
-
3
-
-
0034822219
-
Advanced packaging technologies on 3D stacked LSI utilizing the micro interconnections and the layered microthin encapsulation
-
st Electronic Components and Technology Conf, 2001, pp. 353-360.
-
(2001)
st Electronic Components and Technology Conf
, pp. 353-360
-
-
Tomita, Y.1
Morifuji, T.2
Ando, T.3
Tago, M.4
Kajiwara, R.5
Nemoto, Y.6
Fujii, T.7
Kitayama, Y.8
Takahashi, K.9
-
4
-
-
0042164578
-
Ultrahigh-density interconnection technology of three-dimensional packaging
-
Takahashi, K., Umemoto, M., Tanaka, N., Tanida, K., Nemoto, Y., Tomita, Y., Tage, M., and Bonkohara, M., "Ultrahigh- density interconnection technology of three-dimensional packaging," Microelectronics Reliability, Vol.43 (2003), pp. 1267-1279.
-
(2003)
Microelectronics Reliability
, vol.43
, pp. 1267-1279
-
-
Takahashi, K.1
Umemoto, M.2
Tanaka, N.3
Tanida, K.4
Nemoto, Y.5
Tomita, Y.6
Tage, M.7
Bonkohara, M.8
-
5
-
-
33845598091
-
Characterization of micro-bump C4 interconnects for Si-carrier SOP applications
-
DOI 10.1109/ECTC.2006.1645716, 1645716, Proceedings - IEEE 56th Electronic Components and Technology Conference
-
st Electronic Components and Technology Conf, 2006, pp. 633-640. (Pubitemid 44929746)
-
(2006)
Proceedings - Electronic Components and Technology Conference
, vol.2006
, pp. 633-640
-
-
Wright, S.L.1
Polastre, R.2
Gan, H.3
Buchwalter, L.P.4
Horton, R.5
Andry, P.S.6
Sprogis, E.7
Patel, C.8
Tsang, C.9
Knickerbocker, J.10
Lloyd, J.R.11
Sharma, A.12
Sri-Jayantha, M.S.13
-
6
-
-
33845563481
-
Ph-free micro joints (50μm pitch) for the next generation micro-systems: The fabrication assembly and characterization
-
st Electronic Components and Technology Conf, 2006, pp. 1210-1215.
-
(2006)
st Electronic Components and Technology Conf
, pp. 1210-1215
-
-
Gan, H.1
Wright, S.L.2
Polastre, R.3
Buchwalter, L.P.4
Horton, R.5
Andry, P.S.6
Patel, C.7
Tsang, C.8
Knickerbocker, J.9
Sprogis, E.10
Pavlova, A.11
Kang, S.K.12
Lee, K.W.13
-
8
-
-
58149115516
-
Stability of AuSn eutectic solder cap on Au socket during reflow
-
10.1007/s10854-008-9606-9614
-
D. Q. Yu, H. Oppermann, J. Kleff, M. Hutter, Stability of AuSn Eutectic Solder Cap on Au Socket during Reflow, Journal of Materials Science: Materials in Electronics, 10.1007/s10854-008- 9606-9614.
-
Journal of Materials Science: Materials in Electronics
-
-
Yu, D.Q.1
Oppermann, H.2
Kleff, J.3
Hutter, M.4
-
10
-
-
0032753082
-
Characterization of time multiplexed inductively coupled plasma etcher
-
Ayon A. A. et al, "Characterization of time multiplexed inductively coupled plasma etcher," J. Electrochem. Soc., Vol.146, 1999 pp. 339-349.
-
(1999)
J. Electrochem. Soc.
, vol.146
, pp. 339-349
-
-
Ayon, A.A.1
-
11
-
-
0036601273
-
Effect of process parameters on the surface morphology and mechanical performance of silicon surfaces after deep reactive ion etching (DRIE)
-
Chen K. S., Ayon A. A., Zhang X and Spearing S. M., "Effect of process parameters on the surface morphology and mechanical performance of silicon surfaces after deep reactive ion etching (DRIE)," J. Microelectromech. Syst., Vol11, 2002 pp. 264-275.
-
(2002)
J. Microelectromech. Syst.
, vol.11
, pp. 264-275
-
-
Chen, K.S.1
Ayon, A.A.2
Zhang, X.3
Spearing, S.M.4
-
12
-
-
33845579337
-
Development of 30 micron pitch bump interconnections for COC-FCBGA
-
st Electronic Components and Technology Conf, 2006, pp. 1216-1222.
-
(2006)
st Electronic Components and Technology Conf
, pp. 1216-1222
-
-
Toshihiro, I.1
Masaki, W.2
Shinji, B.3
Yasumichi, H.4
Siori, I.5
Yoshinori, Y.6
Michitaka, K.7
|