A δσ fractional-n synthesizer with customized noise shaping for WCDMA/HSDPA applications

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 8, 2009, Pages 2193-2201

  Yu, Xueyi ^a   Sun, Yuanfeng ^a   Rhee, Woogeun ^a   Ahn, Hyung Ki ^b   Park, Byeong Ha ^b   Wang, Zhihua ^a  

^a TSINGHUA UNIVERSITY   (China)

^b SAMSUNG Electronics   (South Korea)

Author keywords

FIR filtering; Fractional N; Frequency synthesizer; Integrated circuits; Noise shaping; Phase noise; PLL; Quantization noise

Indexed keywords

FIR FILTERING; FRACTIONAL-N; NOISE SHAPING; PLL; QUANTIZATION NOISE;

FREQUENCY SYNTHESIZERS; IMPULSE RESPONSE; MODULATORS; PHASE LOCKED LOOPS; PHASE NOISE;

INTEGRATED CIRCUITS;

EID: 68549099787     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2022301     Document Type: Article

References (10)

1. D. Kaczman et al., "A single-chip tri-band (2100, 1900, 850/8000 MHz) WCDMA/HSDPA cellular transceiver," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1122-1132, May 2006.
2. X. Yu, Y. Sun, L. Zhang, W. Rhee, and Z. Wang, "A 1 GHz fractional- N PLL clock generator with low-OSR ΔΣ modulation and embedded FIR noise filtering," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 346-347.
3. A. Swaminathan, K. J. Wang, and I. Galton, "A widebandwidth 2.4 GHz ISM-band fractional-N PLL with adaptive phase noise cancellation," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2639-2650, Dec. 2007.
4. M. Gupta and B. Song, "A 1.8 GHz spur cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2842-2851, Dec. 2006.
5. S. E. Meninger and M. H. Perrott, "A 1 MHz bandwidth 3.6 GHz 0.18 μm CMOS fractional-N synthesizer," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 966-980, Apr. 2006.
6. H. Lee, O. Kim, G. Ahn, and D. Jeong, "A low-jitter 5000 ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 162-163.
7. T. Riley, N. Filiol, Q. Du, and J. Kostamovaara, "Techniques for inband phase noise reduction in ΔΣ synthesizers," IEEE Trans. Circuits Syst. II, vol. 50, pp. 794-803, Nov. 2003.
8. J. Craninckx and M. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 890-897, Jul. 1996.
9. H. Hedayati, B. Bakkaloglu, and W. Khalil, "Closed-loop nonlinear modeling of wideband ΔΣ fractional- N frequency synthesizers," IEEE Trans. Microw. Theory Tech., vol. 54, no. 10, pp. 3654-3663, Oct. 2006.
10. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453-1460, Oct. 2000.