Noise reduction in CMOS circuits through switched gate and forward substrate bias

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 7, 2009, Pages 1959-1967

  Šiprak, Domagoj ^a   Tiebout, Marc ^b   Zanolla, Nicola ^c   Baumgartner, Peter ^a   Fiegna, Claudio ^c  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

^c UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

1 f noise; CMOS; Low frequency noise; MOSFET; Oscillator; Phase noise; Switched bias noise; VCO

Indexed keywords

1/F NOISE; CMOS; LOW-FREQUENCY NOISE; MOSFET; OSCILLATOR; SWITCHED BIAS NOISE; VCO;

ACOUSTIC NOISE MEASUREMENT; ACOUSTIC VARIABLES CONTROL; ANALOG CIRCUITS; ELECTRIC POTENTIAL; MOSFET DEVICES; PHASE NOISE; THERMAL NOISE; VARIABLE FREQUENCY OSCILLATORS;

SUBSTRATES;

EID: 67651208397     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2020246     Document Type: Article

References (17)

1. D. Šiprak, N. Zanolla, M. Tiebout, P. Baumgartner, and C. Fiegna, "Reduction of low-frequency noise in MOSFETs under switched gate and substrate bias," in Proc. ESSDERC 2008, Edinburgh, U.K., Sep. 2008, pp. 266-269.
2. N. Zanolla, D. Šiprak, M. Tiebout, P. Baumgartner, E. Sangiorgi, and C. Fiegna, "The impact of substrate bias on RTS and flicker noise in MOSFETs operating under switched gate bias," in Proc. 9th Int. Conf. Solid-State andlntegrated-Circuit Technology (ICSICT2008), Beijing, China, Oct. 2008, invited paper.
3. M. J. Uren, D. J. Day, and M. J. Kirton, "1/f and random telegraph noise in silicon metal-oxide-semiconductor field-effect transistors," Appl. Phys. Lett., vol. 47, no. 11, pp. 1195-1197, 1985.
4. I. Bloom and Y. Nemirovsky, "1 /f noise reduction of metal-oxide-semiconductor transistor by cycling from inversion to accumulation," Appl. Phys. Lett., vol. 58, no. 15, pp. 1664-1666, Apr. 1991.
5. E.A. M. Klumperink, S.L.J.Gierkink, A. P. van der Wel, and B.Nauta, "Reducing MOSFET 1 /f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994-1001, Jul. 2000.
6. A. P. van der Wei, E. A. M. Klumperink, R. F. Wassenaar, and H. Wallinga, "Mosfet 1/f noise measurements under switched bias conditions," IEEE Electron. Dev. Lett., vol. 21, no. 1, pp. 43-46, Jan. 2000.
7. A. P. van der Wei, E. A. M. Klumperink, J. S. Kolhatkar, E. Hoekstra, M. F. Snoeij, C. Salm, H. Wallinga, and B. Nauta, "Low-frequency noise phenomena in switched mosfets," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 540-550, Mar. 2007.
8. J. Koh, D. Schmitt-Landsiedel, R. Thewes, and R. Brederlow, "A complementary switched mosfet architecture for the 1/f noise reduction in linear analog CMOS ics," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1352-1361, Jun. 2007.
9. R. Jayaraman and C. G. Sodini, "A 1 /f noise technique to extract the oxide trap density near the conduction band of silicon," IEEE Trans. Electron. Dev., vol. 36, no. 9, pp. 1773-1782, Sep. 1989.
10. H.-S. Fu and C.-T. Sah, "Theory and experiments on surface 1/f noise," IEEE Trans. Electron. Dev., vol. 19, no. 2, pp. 273-285, Feb. 1972. [11] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," IEEE Trans. Electron. Dev., vol. 37, no. 3, pp. 654-665, Mar. 1990.
11. J. S. Kolhatkar, "Steady-state and cyclo-stationary RTS noise in MOSFETs," Ph.D. dissertation, Univ. of Twente, Enschede, The Netherlands, 2005.
12. J. S. Kolhatkar, C. Salm, M. J. Knitel, and H. Wallinga, "Constant and switched bias low frequency noise in p-MOSFETs with varying gate oxide thickness," in Proc. ESSDERC 2002, Firenze, Italy, Sep. 2002, pp. 83-86.
13. N. Park and K. K. O, "Body bias dependence of 1/f noise in nMOS transistors from deep-subthreshold to strong inversion," IEEE Trans. Electron. Dev., vol. 48, no. 5, pp. 999-1001, May 2001.
14. M. J. Deen and O. Marinov, "Effect of forward and reverse substrate biasing on low-frequency noise in silicon pMOSFETs," IEEE Trans. Electron. Dev., vol. 49, no. 3, pp. 409-413, Mar. 2002.
15. T. Schiml et al., "A 0.13 μm CMOS platform with Cu/ low-k interconnects for system on chip applications," in 2001 Symp. VLSI Technology Dig., Kyoto, Japan, Jun. 2001, pp. 101-102.
16. D. Siprak, M. Tiebout, and P. Baumgartner, "Reduction of VCO phase noise through forward substrate biasing of switched MOSFETs," in Proc. ESSCIRC 2008, Edinburgh, U.K., Sep. 2008, pp. 326-329.
17. D. Miyashita, H. Ishikuro, S. Kousai, H. Kobayashi, H. Majima, K. Agawa, and M. Hamada, "A phase noise minimization of CMOS VCOs over wide tuning range and large PVT variations," in Proc. Custom Integrated Circuit Conf. 2005, San Jose, CA, Sep. 2005, pp. 583-586.