Smart power SoC challenges and solutions to integrate power drivers in advanced CMOS technologies

IET Seminar Digest

Volumn 2008, Issue 2, 2008, Pages

  Tack, M ^a   Moens, P ^a  

^a ON Semiconductor   (Belgium)

Author keywords

Electro thermal simulation; High voltage; Power drivers; Smart power; SOA

Indexed keywords

ELECTRO-THERMAL SIMULATION; HIGH VOLTAGE; POWER DRIVERS; SMART POWER; SOA;

AUTOMOBILE DRIVERS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; INTERNET SERVICE PROVIDERS; POWER ELECTRONICS; PROGRAMMABLE LOGIC CONTROLLERS;

DC GENERATORS;

EID: 67650547469     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ic:20080231     Document Type: Conference Paper

References (19)

1. Tack M., Moens P., Gillon R., Janssens J., Van Roeyen S., and Sevenhans J : Smart Power Technologies Challenges and Innovations Enabling Complex SoC Integration, Proc. ISSCC2008 (San Francisco, 2008), 15.6, 296.
2. Riccardo D., Causio A., Filippi I., Paleari A., Pregnolato L.V.A., Galbiati P., and Contiero C. : BCD8 from 7 to 70V : a new 0.18 7mu;m Technology Platform to Address the Evolution of Applications towards Smart Power IC's with high Logic Content, Proc. ISPSD2007 (Jeju, 2007), 73-7.
3. Uhlig T., Bemmann A., Ellmers C., Furnhammer F., Gross M., Hu Y.H., Liu J., Ludwig R.R., Reinhold M., Stosiek M., Votintseva E., and Wittmaack M. : A18, a Novel -0.18 μm Smart Power SoC IC Technology for Automotive Applications, Proc. ISPSD2007 (Jeju, 2007), 237-41.
4. Park I-Y., Choi Y-K., Ko K-Y., Yoon C-J., Jun B-K., Kim M-Y., Lim H-C., Kim N-J., and Yoo K-D., BD180 A New 0.18 μm BCD Technology from 7 to 70V, Proc. ISPSD2008 (Orlando, 2008), 64-7.
5. Heringa A., Sonsky J., Perez-Gonzalez J., Su R-Y., and Chiang P-Y., Innovative Lateral Field Plates by Gate Fingers on STI Regions in Deep Submicron CMOS, Proc. ISPSD2008 (Orlando, 2008), 271-4.
6. Fujihira T. : Theory of semiconductor superjunction devices, Jpn. J. Appl. Phys, 36, 6254-62 (1997).
7. Liang Y-C., Gan K-P. and Samudra G-S. : Oxide bypassed VDMOS : an alternative to super-junction high voltage MOS power devices, IEEE Electron Dev. Letters, 22, 407-9 (2001).
8. De Pestel F., Moens P., Hakim H., De Vleeschouwer H., Reynders K., Colpaert T., Colson P., Coppens P., Boonen S., Bolognesi D., and Tack M., Development of a Robust 50V 0.35 μm Based Smart Power Technology Using Trench Isolation, Proc. ISPSD2003 (Cambridge 2003), 182-5.
9. Wessels P., Swanenberg M., Claes J., and Ooms E. : Advanced 100V, 0.13 μm BCD Process for next Generation Automotive Applications, Proc. ISPSD2006 (Naples, 2006), 197-200.
10. Huard V., Denais M., Perrier F., Revil N., Parthasarathy C., Bravais A., and Vincent E. : A Thorough Investigation of MOSFETs NBTI Degradation, Microelectronics Reliability, 45, pp83-98 (2005).
11. Ludikhuize A. : A Review of Resurf Technology, Proc. ISPSD2000 (Toulouse 2000), 11-8.
12. Dyer T., McGinty J., Strachan A., and Bulucea C. : Monolithic Integration of Trench Vertical DMOS (VDMOS) Power Transistors into a BCD Process, Proc. ISPSD2005 (Santa Barbara 2005), 47-50.
13. Moens P., Bauwens F., Baele J., Vershinin K., De Backer E., Shankara Narayanan E.M., and Tack M. : XtreMOS : The First Integrated Power Transistor Breaking the Silicon Limit, Proc. IEDM (San Francisco, 2006), 919-22.
14. Disney D., Chan W., Lam R., Blattner R., Ma S., Seng W., Chen J-W., Cornell M., and Williams R., 60V Lateral Trench MOSFET in a 0.35 μm Technology, Proc. ISPSD2008 (Orlando, 2008), 24-7.
15. Miura Y., Nimomiya H., and Kobayashi K., High performance super-junction UMOSFETs with split pcolumns fabricated by multi-ion implantations,. Proc. ISPSD2005 (Santa Barabara 2005), 39-42.
16. Moens P., Roig J., Clemente F., De Wolf I., Desoete B., Bauwens F., and Tack M. : Stress-Induced Mobility Enhancement for Integrated Power Transistors, Proc. IEDM 2007 (Washington 2007), 877-80.
17. Hower P., Lin J., and Merchant S. : Snapback and Safe Operation Area of Ldmos Transistors, Proc. IEDM1999 (Washington 1999), 193-6.
18. Moens P. and Van den bosch G. : Characterization of TotalSafe Operating Area of Lateral DMOS Transistors (review paper), IEEE Transactions on Device and Materials Reliability, 6 (3), 349-57 (2006).
19. Gillon R., Joris P., Oprins H., Vandevelde B., Srinivasan A., and Chandra R.: Practical chip-centric electro-thermal simulations, accepted for Therminic 2008 (Rome).