Configurable error correction for multi-wire errors in switch-to-switch SOC links

2008 IEEE International SOC Conference, SOCC

Volumn , Issue , 2008, Pages 71-74

  Yu, Qiaoyan ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; CODING SCHEME; CONFIGURABLE; ENERGY EFFICIENT; ERROR RATE; ERROR-CORRECTION SCHEMES; INTERLEAVER; NOISE CONDITIONS; ORDER OF MAGNITUDE; POWER IMPROVEMENTS;

ENERGY EFFICIENCY; PROGRAMMABLE LOGIC CONTROLLERS; WIRE;

ERROR CORRECTION;

EID: 67650251277     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2008.4641482     Document Type: Conference Paper

References (11)

1. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," ACM Computing Surveys, vol. 38, pp. 1-51, Mar. 2006.
2. R. Hegde and N. R. Shanbhag, "Toward achieving energy efficiency in presence of deep submicron noise," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 8, no. 4, pp. 379-391, Aug. 2000.
3. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, "Analysis of error recovery schemes for networks on chip," IEEE Design & Test of Computers, vol. 22, issue 5, pp. 434-442, Sept.-Oct. 2005.
4. D. Bertozzi, L. Benini, and G. De Micheli, "Error control scheme for on-chip communication links: the energy-reliability tradeoff," IEEE Trans. Computer-Aided Design of Integrated Circuits and Syst., vol. 24, no. 6, pp. 818-831, June 2005.
5. Srinivasa R. Sridhara, and Naresh R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 13, pp. 655-667, June 2005.
6. L. Li, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, "Adaptive error protection for energy efficiency," in Proc. Intl. Conf. on Computer Aided Design (ICCAD'03), pp. 2-7, Nov. 2003.
7. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip," in Proc. Intl. Conf. Hardware/Software Codesign and Syst. Synthesis (CODES-ISSS'03), pp. 188-193, Oct. 2003.
8. T. Lehtonen, P. Liljeberg, and J. Plosila, "Online reconfigurable self-timed links for fault tolerant NoC," VLSI Design, vol. 2007, Article ID 94676, pp. 1-13, 2007.
9. A. Ganguly, P. P. Pande, B. Belzer and C. Grecu, "Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding," J. Electronic Testing, vol. 24, no. 1, pp. 67-81, Jan. 2008.
10. Arizona State Univ.,Predictive Technology Model [Online]. Available: http://www.eas.asu.edu/~ptm
11. D. Rossi, P. Angelini and C. Metra, "Configurable error control scheme for NoC signal integrity," in Proc. IEEE Intl. On-Line Testing Symp. (IOLTS 2007), pp. 43-48, July 2007.