A fully differential rail-to-rail CMOS capacitance sensor with floating-gate trimming for mismatch compensation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 5, 2009, Pages 975-986

  Prakash, Somashekar Bangalore ^a,b   Abshire, Pamela ^a  

^a UNIVERSITY OF MARYLAND   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Biomedical transducers; Capacitance measurement; Capacitance transducers; CMOS integrated circuits; Mixed analog digital integrated circuits

Indexed keywords

BIOSENSORS; CAPACITANCE MEASUREMENT; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; MICROELECTRODES; PIXELS; TRANSDUCERS;

BIOMEDICAL TRANSDUCERS; CAPACITANCE COMPENSATION; CAPACITANCE TRANSDUCERS; CHANNEL HOT ELECTRON INJECTION; FLOATING GATE TRANSISTORS; HIGH-DENSITY INTEGRATION; MISMATCH COMPENSATION; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS;

CAPACITANCE;

EID: 67649298001     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2015202     Document Type: Conference Paper

References (28)

1. D. Sylvester, J. C. Chen, and C. Hu, "Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and three-dimensional simulation," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 449-453, Mar. 1998.
2. B. Sell, A. Avellan, and W. H. Krautschneider, "Charge-based capacitance measurements (CBCM) on MOS devices," IEEE Trans. Device Mater. Reliabil., vol. 2, no. 1, pp. 9-12, Feb. 2002.
3. E. G. Zadeh and M. Sawan, "High accuracy differential capacitive circuit for bioparticles sensing applications," in Proc. IEEE Int. Midwest Symp. Circuits Syst., 2005, vol. 2, pp. 1362-1365.
4. E. G. Zadeh and M. Sawan, "A CMOS-based capacitive sensor for laboratory-on-chips: Design and experimental results," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 85-88.
5. E. G. Zadeh, M. Sawan, and D. Therriault, "Novel direct-write CMOS-based laboratory-on-chip: Design, assembly and experimental," Sens. Act. A: Phys., vol. 134, pp. 27-36, 2007.
6. I. Evans and T. York, "Microelectronic capacitance transducer for particle detection," IEEE Sensors J., vol. 4, no. 3, pp. 364-372, Jun. 2004.
7. C. Stagni, C. Guiducci, L. Benini, B. Ricco, S. Carrara, C. Paulus, M. Schienle, and R. Thewes, "A fully electronic label-free DNA sensor chip," IEEE Sensors J., vol. 7, no. 4, pp. 577-585, Apr. 2007.
8. L. L. Sohn, O. A. Saleh, G. R. Facer, A. Beavis, R. S. Allan, and D. A. Notterman, "Capacitance cytometry: Measuring biological cells one-by-one," Proc. Nat. Acad. Sci., vol. 97, pp. 10687-10690, 2000.
9. S. B. Prakash and P. Abshire, "On-chip capacitance sensing for cell monitoring applications," IEEE Sensors J., vol. 7, no. 3, pp. 440-447, Mar. 2007.
10. S. B. Prakash and P. Abshire, "Tracking cancer cell proliferation on a CMOS capacitance sensor chip," Biosensors Bioelectron., vol. 23, pp. 1449-1457, 2008.
11. S. B. Prakash and P. Abshire, "A fully differential rail-to-rail capacitance measurement circuit for integrated cell sensing," in Proc. IEEE Sensors Conf., 2007, pp. 1444-1447.
12. S. B. Prakash and P. Abshire, "A fully differential CMOS capacitance sensor design, testing and array architecture," in Proc. IEEE Int. Symp. Circuits Syst., 2008, pp. 165-168.
13. P. Hasler, B. Minch, and C. Diorio, "An autozeroing floating-gate amplifier," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 74-82, Jan. 2001.
14. W. D. Brown and J. E. Brewer, Nonvolatile Semiconductor Memory Technology: A Comprehensive Guide to Understanding and Using NVSM Devices. Piscataway, N.J: Wiley-IEEE, 1997.
15. J. M. Carrillo, J. F. Duque-Carrillo, A. Torralba, and R. G. Carvajal, "Class-AB rail-to-rail CMOS analog buffer," in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 2, pp. 1008-1011.
16. R. J. Baker, CMOS Circuit Design, Layout, and Simulation, 2nd ed. Piscataway, N.J: Wiley-IEEE Press, 2005.
17. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focal-plane online nonuniformity correction," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 83-89, Jan. 2001.
18. Y. L. Wong and P. Abshire, "A 144 × 144 current-mode image sensor with self-adapting mismatch reduction," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 8, pp. 1687-1697, Aug. 2007.
19. S. Shah and S. Collins, "A temperature independent trimmable current source," in Proc. IEEE Int. Symp. Circuits Syst., 2002, vol. 1, pp. 1713-1716.
20. S. Jackson, J. Killens, and B. Blalock, "A programmable current mirror for analog trimming using single poly floating-gate devices in standard CMOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 100-102, Jan. 2001.
21. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
22. D. W. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, "Indirect programming of floating-gate transistors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 951-963, May 2007.
23. T. Constandinou, J. Georgiou, and C. Toumazou, "An auto-input-offset removing floating gate pseudo-differential transconductor," in Proc. IEEE Int. Symp. Circuits Syst., 2003, vol. 1, pp. 169-172.
24. R. Chawla, F. Adil, G. Serrano, and P. E. Hasler, "Programmable Gm-C filters using floating-gate operational transconductance amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 3, pp. 481-491, Mar. 2007.
25. Y. L. Wong, M. H. Cohen, and P. A. Abshire, "A floating gate comparator with automatic offset adaptation for 10-bit data conversion," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1316-1326, Jul. 2005.
26. Y. L. Wong, M. H. Cohen, and P. Abshire, "On-line histogram equalization for flash ADC," in Proc. IEEE Int. Symp. Circuits Syst. 2007, pp. 3598-3601.
27. Y. L.Wong, M. H. Cohen, and P. A. Abshire, "A 750 MHz 6b adaptive floating gate quantizer in 0.35 μm CMOS," IEEE Trans. Circuits Syst. I, to be published.
28. K. Rahimi, C. Diorio, C. Hernandez, and M. Brockhausen, "A simulation model for floating-gate MOS synapse transistors," in Proc. IEEE Int. Symp. Circuits Syst., 2002, vol. 2, pp. 532-535.