Class-AB rail-to-rail CMOS analog buffer

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1008-1011

  Carrillo, Juan M ^a   Francisco, Duque Carrillo ^a   Torralba, Antonio ^b   Carvajal, Ramón G ^b  

^a UNIVERSITY OF EXTREMADURA   (Spain)

^b UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITIVE LOADS; CLASS-AB; CMOS ANALOG; CMOS TECHNOLOGY; DIFFERENTIAL PAIRS; DUAL SUPPLY; INPUT CAPACITANCE; LOW POWER; LOW STATIC POWER; RAIL-TO-RAIL; RAIL-TO-RAIL OPERATION; SIGNAL SWINGS; SIMULATED RESULTS; SINE-WAVE SIGNALS;

CMOS INTEGRATED CIRCUITS;

EID: 48349096477     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464761     Document Type: Conference Paper

References (11)

1. P. M. van Petegem and J. F. Duque-Carrillo, "Compact highfrequency output buffer for testing of analog CMOS VLSI circuits," IEEE Journal of Solid-State Circuits, vol. 24, pp. 540-542, April 1989.
2. J. F. Duque-Carrillo and R. Perez-Aloe, "High-Bandwidth CMOS test buffer with very small input capacitance," Electronics Letters, vol. 26, pp. 2084-2086, December 1990.
3. A. Nosratinia, M. Ahmadi, G. A. Jullien, "High-drive CMOS buffer for large capacitive loads," Electronics Letters, vol. 27, pp. 1044-1046, June 1991.
4. thIEEE MWSCAS, vol. I, pp. 768-769, 1992.
5. A. Nosratinia, M. Ahmadi, G. A. Jullien, M. Shridar, "High-swing, high-drive CMOS buffer," IEE Proceedings - Circuits, Devices and Systems, vol. 142, pp. 109-112, April 1995.
6. G. Ciaulo, P. Malcovati, C. Bona, and F. Maloberti, "Novel circuit solutions for rail-to-rail CMOS buffer," Proc. 1995 IEEE ISCAS, vol. III, pp. 1980-1983, 1995.
7. H. Elwan and M. Ismail, "CMOS low noise class AB buffer," Electronics Letters, vol. 35, pp. 1834-1836, October 1999.
8. P. K. Chan, L. Siek, T. Lim, and M. K. Han, "Adaptive-biased buffer with low input capacitance," Electronics Letters, vol. 36, pp. 775-776, April 2000.
9. A. Torralba, R. G. Carvajal, J. Galán, J. Ramírez-Angulo, "Compact low-power high slew rate CMOS buffer for large capacitive loads,"Electronics Letters, vol. 38, pp. 1348-1349, October 2002.
10. V. Peluso, P. Vancoreland, A. M. Marqués, M. S. J. Steyaert, and W. Sansen, "A 900-mV low-power δσ A/D converter with 77-dB dynamic range," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1887-1897, December 1998.
11. J. M. Carrillo, R. G. Carvajal, A. Torralba, and J. F. Duque-Carrillo, "Rail-to-rail low-power high-slew-rate CMOS analogue buffer, "Electronics Letters, vol. 40, pp. 843-844, July 2004.