Coupling reduction analysis of bus-invert coding

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 5862-5865

  Lin, Rung Bin ^a  

^a YUAN ZE UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BUS INVERT CODING; BUS TRANSFER; CLOSED FORM; SWITCHING ACTIVITIES; THEORETICAL FOUNDATIONS;

BUSES;

EID: 67649112319     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465972     Document Type: Conference Paper

References (23)

1. R. J. Fletcher, "Integrated circuit having outputs configured for reduced state changes," U.S. Patent 4,667,337, May 1987.
2. M. R. Stan and W. P. Burleson, "Bus-invert coding for low power I/O," IEEE Trans. on VLSI, Vol. 3, No. 1, pp. 49-58, March 1995.
3. M. R. Stan and W. P. Burleson, "Low-power encodings for global communication in CMOS VLSI," IEEE Trans. on VLSI Systems, Vol. 5, No.4, pp. 444-455, Dec. 1997.
4. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data buses," IEEE Trans. on VLSI Systems, Vol. 7, No. 2, pp. 212-221, June 1999.
5. J. -S. Yim and C. -H. Kyung, "Reducing cross-coupling among interconnect wires in deep-submicron datapath design," DAC, pp. 485-490, June 1999.
6. B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk," ICCAD, pp. 57-64, Nov. 2001.
7. K. -H. Baek, K. -W Kim, and S. -M. Kang, "EXODUS: Inter-module bus-encoding scheme for system-on-a-chip," Electronics Letters, pp. 615-617, No. 7, Vol. 36, March 2000.
8. C. -G. Lyuh and T. Kim, "Low power bus encoding with crosstalk delay elimination," ASIC/SOC, pp. 389-393, Sept. 2002.
9. P. Subrahmanya, R. Manimegalai, V. Kamakoti, and M. Mutyam, "A bus encoding for power and crosstalk minimization," Intl. Conf. on VLSI Design, Jan. 2004.
10. J. Henkel and H. Lekatsas, "A2BC: adaptive address bus coding for low power deep sub-micron designs," DAC, pp. 744-749, June 2001.
11. H. Lekatsas and J. Henkel, "ETAM++: extended transition activity measure for low power address bus designs," Intl. Conf. on VLSI Design, Jan. 2002.
12. Y. Shin and T. Sakurai, "Coupling-driven bus design for low-power application-specific systems," DAC, pp. 750-753, June 2001.
13. E. Macii, M. Poncino, and S. Salerno, "Combining wire swapping and spacing for low-power deep-submicrom buses," Great Lakes Symposium on VLSI, pp. 77-82, April 2003.
14. Wong and Tsui, "Re-configurable bus encoding scheme for reducing power consumption of cross coupling capacitance for deep sub-micron instruction bus," DATE, 2004.
15. Petrov and Orailoglu, "Power efficiency through application-specific instruction memory transformation," DATE, pp. 30-35, 2003.
16. E. Naroska, S. -J. Ruan, F. Lai, U. Schwiegelshohn, and L. -C. Liu, "On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms," ISCAS, pp. V-277-V-280, May 2003.
17. C. -G. Lyuh, T. Kim, and K. -W. Lim, "Coupling-aware high-level interconnect synthesis," IEEE Trans. on CAD, No. 1, Vol. 23, pp. 157-164, Jan. 2004.
18. K. -W. Kim, K. -H, Baek, N. Shanbhag, C. L. Liu, and S. -M. Kang, "Coupling-driven signal encoding scheme for low-power interface design," ICCAD, pp. 318-321, Nov. 2000.
19. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling," ISLPED, pp. 80-83, 2002.
20. M. Lampropoulos, B. Al-Hashimi, and P. Rosinger, "Minimization of crosstalk noise, delay and power using a modified bus invert technique," DATE, 2004.
21. T. LV, J. Henkel, H. Lekatsas, and W. Wolf, "A dictionary-based en/decoding scheme for low-power data bus," IEEE Trans. on VLSI, No. 5, Vol. 11, pp. 943-951, Oct. 2003.
22. P. P. Sotiriadis and A. P. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans. on VLSI Systems, vol. 10, no. 3, pp. 341-350, 2002.
23. Rung-Bin Lin and Chi-Ming Tsai, "Theoretical analysis of bus-invert coding," IEEE Trans. on VLSI Systems, Vol. 10, No. 6, pp. 929-935, 2002.