A bus encoding technique for power and cross-talk minimization

Proceedings of the IEEE International Conference on VLSI Design

Volumn 17, Issue , 2004, Pages 443-448

  Subrahmanya, P ^a   Manimegalai, R ^a   Kamakoti, V ^a   Mutyam, Madhu ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

Cross talk; Encoding techniques; Limited Weight Codes; Low Power Design; Memoryless bus encoding; Pipelining.; Transition Signalling

Indexed keywords

ALGORITHMS; BUSBARS; CROSSTALK; DECODING; ELECTRIC POWER SUPPLIES TO APPARATUS; ENGINEERING RESEARCH; GATES (TRANSISTOR); LOGIC DESIGN;

ENCODING TECHNIQUES; LIMITED WEIGHT CODES; LOW POWER DESIGN; TRANSITION SIGNALLING;

SIGNAL ENCODING;

EID: 2342450522     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. L.Benini, G.D.Micheli, E.Macii, D. Sciuto, and C.Silvano. "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-based Systems". In Proceedings of Great Lakes Symposium on VLSI, pages 77-82, March 1997.
2. J.Henkel and H.Lekatsas. "A2BC: Adaptive Address Bus Coding for Low-Power Deep Sub-Micron Designs". In Design Automation Conference (DAC 2001), Las Vegas, Nevada, 2001.
3. M.Madhu, V.S. Murty, and V. Kamakoti. "Dynamic coding technique for low-power data bus", In IEEE Computer Society Annual Symposium On VLSI, pages 252-253, Tampa, Florida, 2003.
4. P.R.Panda and N.D.Dutt. "Reducing Address Bus Transitions for Low Power Memory Mapping". In EDTC-96:IEEE European Design and Test Conference, pages 63-67, Paris, France, March 1996.
5. S. Ramprasad, N.R. Shanbhag, and I.N. Hajj. "A Coding Framework for Low-Power Address and Data Busses". IEEE Transactions on VLSI Systems, 7(2):212-221, June 1999.
6. S. Ramprasad, N.R. Shanbhag, and I.N. Hajj. "Information-theoretic Bounds on Average Signal Transition Activity". IEEE Transactions on VLSI Systems, 7(3):359-368, September 1999.
7. Y.Shin, S.Chae, and K. Choi. "Partial Bus- Invert Coding for Power Optimization of Application Specific Systems". IEEE Transactions on VLSI Systems, 9(2):377-383, April 2001.
8. P.P.Sotiriadis and A. Chandrakasan. "Low-Power Bus Coding Techniques Considering Inter-Wire Capacitances", In Proc. of IEEE Conference on Custom Integrated Circuits (CICC'00), pages 507-510, 2000.
9. M.R. Stan and W.P. Burleson. "Limited-Weight Codes for Low Power I/O". In IWLPD-94: IEEE/ACM International Workshop on Low Power Design, Napa, CA, April 1994.
10. M.R. Stan and W.P. Burleson. "Bus-Invert Coding for Low Power I/O". In IEEE Transactions on VLSI, volume 3, pages 49-59, March 1995.
11. J. P. M. Schalkwijk. "An Algorithm for Source Coding". IEEE transactions on Information Theory, Vol. IT-18, No. 3, pages.395. May 1972
12. Bret Victor and Kurt Keutzer. "Bus Encoding to Prevent Cross-Talk Delay". In Proc. of ICCAD 2001, pages 57-64, San Jose, CA, November 4-8 2001.
13. A.Vittal, L.H.Chen, M. Marek-Sadowska, K.P.Wang, and Y.Yang, "Cross-Talk in vlsi interconnections". IEEE Transactions on Computer Aided Design, 18(12):1817-1824, 1999.
14. A.Vittal and M.Marek-Sadowska. "Cross-Talk Reduction for VLSI". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(3):290-298, March 1997.
15. T.Xiao and M.Marek-Sadowska. "Gate sizing to eliminate cross-talk induced timing violation". In International Conference on Computer Design, ICCD'01, pages 186:191, Austin, Texas, September 23-26 2001.