메뉴 건너뛰기




Volumn 40, Issue 6, 2009, Pages 905-911

Analytical timing model for inductance-dominant interconnect based on traveling wave propagation

Author keywords

Inductance; Interconnect; Timing modeling; Traveling wave

Indexed keywords

CAPACITIVE LOADS; COMPUTATIONALLY EFFICIENT; COUPLED INTERCONNECTS; DECOUPLING TECHNIQUES; INDUCTANCE CAPACITANCES; INTEGRATED CIRCUIT DESIGNS; INTERCONNECT; SPICE MODELS; TIMING MODELING; TIMING MODELS; TRANSMISSION LINES; TRAVELING WAVE;

EID: 67349243630     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2008.11.061     Document Type: Article
Times cited : (2)

References (17)
  • 1
    • 0031622746 scopus 로고    scopus 로고
    • Figure of merit to characterize the importance of on-chip inductance
    • Y.I. Ismail, et al., Figure of merit to characterize the importance of on-chip inductance, in: Proceedings of the Design Automation Conference, 1998, pp. 560-565.
    • (1998) Proceedings of the Design Automation Conference , pp. 560-565
    • Ismail, Y.I.1
  • 2
    • 0031349694 scopus 로고    scopus 로고
    • An analytical model for RLC interconnects
    • Kahng A.B., and Muddu S. An analytical model for RLC interconnects. IEEE Trans. Comput.-Aided Des. 16 12 (1997) 1507-1514
    • (1997) IEEE Trans. Comput.-Aided Des. , vol.16 , Issue.12 , pp. 1507-1514
    • Kahng, A.B.1    Muddu, S.2
  • 3
    • 0025414182 scopus 로고
    • Asymptotic waveform evaluation for timing analysis
    • Pillage L.T., and Rohrer R.A. Asymptotic waveform evaluation for timing analysis. IEEE Trans. Comput.-Aided Des. 9 4 (1990) 352-366
    • (1990) IEEE Trans. Comput.-Aided Des. , vol.9 , Issue.4 , pp. 352-366
    • Pillage, L.T.1    Rohrer, R.A.2
  • 4
    • 0028444580 scopus 로고
    • RICE: rapid interconnect circuit evaluation using AWE
    • Ratzlaff C.L., and Pillage L.T. RICE: rapid interconnect circuit evaluation using AWE. IEEE Trans. Comput.-Aided Des. 13 6 (1994) 763-776
    • (1994) IEEE Trans. Comput.-Aided Des. , vol.13 , Issue.6 , pp. 763-776
    • Ratzlaff, C.L.1    Pillage, L.T.2
  • 5
    • 84941867532 scopus 로고
    • Exact moment matching model of transmission lines and application to interconnect delay estimation
    • Yu Q., and Huh E.S. Exact moment matching model of transmission lines and application to interconnect delay estimation. IEEE Trans. VLSI Syst. 3 6 (1995) 311-322
    • (1995) IEEE Trans. VLSI Syst. , vol.3 , Issue.6 , pp. 311-322
    • Yu, Q.1    Huh, E.S.2
  • 6
    • 0029250497 scopus 로고
    • Analysis of interconnect networks using complex frequency hopping (CFH)
    • Chiprout E., and Nakhla M.S. Analysis of interconnect networks using complex frequency hopping (CFH). IEEE Trans. Comput.-Aided Des. 14 2 (1995) 186-200
    • (1995) IEEE Trans. Comput.-Aided Des. , vol.14 , Issue.2 , pp. 186-200
    • Chiprout, E.1    Nakhla, M.S.2
  • 7
    • 0029308198 scopus 로고
    • Efficient linear circuit analysis by Pade approximation via the Lanczos process
    • Feldmann P., and Freund R.W. Efficient linear circuit analysis by Pade approximation via the Lanczos process. IEEE Trans. Comput.-Aided Des. 14 5 (1995) 639-649
    • (1995) IEEE Trans. Comput.-Aided Des. , vol.14 , Issue.5 , pp. 639-649
    • Feldmann, P.1    Freund, R.W.2
  • 8
    • 0030387972 scopus 로고    scopus 로고
    • A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced order models of RLC circuits
    • L.M. Silveira, et al., A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced order models of RLC circuits, in: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1996, pp. 288-294.
    • (1996) Proceedings of the IEEE/ACM International Conference on Computer-Aided Design , pp. 288-294
    • Silveira, L.M.1
  • 9
    • 0031176801 scopus 로고    scopus 로고
    • Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transforms
    • Kerns K.J., and Yang A.T. Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transforms. IEEE Trans. Comput.-Aided Des. 16 7 (1997) 734-744
    • (1997) IEEE Trans. Comput.-Aided Des. , vol.16 , Issue.7 , pp. 734-744
    • Kerns, K.J.1    Yang, A.T.2
  • 10
    • 0036609341 scopus 로고    scopus 로고
    • A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines
    • Eo Y., et al. A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines. IEEE Trans. Comput.-Aided Des. 21 6 (2002) 723-730
    • (2002) IEEE Trans. Comput.-Aided Des. , vol.21 , Issue.6 , pp. 723-730
    • Eo, Y.1
  • 12
    • 4444264625 scopus 로고    scopus 로고
    • A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching
    • Eo Y., et al. A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching. IEEE Trans. Comput.-Aided Des. 23 9 (2004) 1321-1337
    • (2004) IEEE Trans. Comput.-Aided Des. , vol.23 , Issue.9 , pp. 1321-1337
    • Eo, Y.1
  • 13
    • 45849087317 scopus 로고    scopus 로고
    • Analytical CAD models for the signal transients and crosstalk noise of inductance-effect-prominent multicoupled RLC interconnect lines
    • Kim T., and Eo Y. Analytical CAD models for the signal transients and crosstalk noise of inductance-effect-prominent multicoupled RLC interconnect lines. IEEE Trans. Comput.-Aided Des. 27 7 (2008) 1214-1227
    • (2008) IEEE Trans. Comput.-Aided Des. , vol.27 , Issue.7 , pp. 1214-1227
    • Kim, T.1    Eo, Y.2
  • 14
    • 20444447016 scopus 로고    scopus 로고
    • Piecewise linear model for transmission line with capacitive loading and ramp input
    • Chen J., and He L. Piecewise linear model for transmission line with capacitive loading and ramp input. IEEE Trans. Comput.-Aided Des. 24 6 (2005) 928-937
    • (2005) IEEE Trans. Comput.-Aided Des. , vol.24 , Issue.6 , pp. 928-937
    • Chen, J.1    He, L.2
  • 15
    • 13144278324 scopus 로고    scopus 로고
    • An RLC interconnect model based on Fourier analysis
    • Chen G., and Friedman E.G. An RLC interconnect model based on Fourier analysis. IEEE Trans. Comput.-Aided Des. 24 2 (2005) 170-183
    • (2005) IEEE Trans. Comput.-Aided Des. , vol.24 , Issue.2 , pp. 170-183
    • Chen, G.1    Friedman, E.G.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.