Decoupling technique and crosstalk analysis for coupled RLC interconnects

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Zhang, Junmou ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COUPLING INDUCTANCE; DECOUPLING TECHNIQUES; RLC INTERCONNECTS;

APPROXIMATION THEORY; CAPACITANCE; ELECTRIC POTENTIAL; LAPLACE TRANSFORMS; MODAL ANALYSIS; OPTIMIZATION; PARAMETER ESTIMATION; VLSI CIRCUITS;

INTERCONNECTION NETWORKS;

EID: 4344574150     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. K. Banerjee and A. Mehrotra, "Analysis of On-Chip Inductance Effects for Distributed RLC Interconnects," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 8, pp. 904-915, August 2002.
2. K. T. Tang and E. G. Friedman, "Peak Crosstalk Noise Estimation in CMOS VLSI Circuits," Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 1539-1542, September 1999.
3. Y. Cao, X. Huang, D. Sylvester, N. Chang, and C. Hu, "A New Analytical Delay and Noise Model for On-Chip RLC Interconnect," Proceedings of the IEEE International Electron Devices Meeting, pp. 823-826, December 2000.
4. A. J. Davis and D. J. Meindl, "Compact Distributed RLC interconnect Models-Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks," IEEE Transactions on Electron Devices, Vol. 47, No. 11, pp. 2078-2087, November 2000.
5. J. Chen and L. He, "A Decoupling Method for Analysis of Coupled RLC Interconnects," Proceedings of the ACM Great Lakes Symposium on VLSI, pp. 41-46, April 2002.
6. W. Jin, S. Yoon, and J. Kim, "Experimental Characterization and Modeling of Transmission Line Effects for High-Speed VLSI Circuit Interconnects," Institute of Electonics, Information and Communication Engineers Transactions on Electronics, Vol. 83, No. 5, pp. 728-735, May 2000.
7. R. Venkatesan, J. A. Davis, and J. D. Meindl, "A Physical Model for the Transient Response of Capacitively Loaded Distributed RLC Interconnects," Proceedings of the IEEE Design Automation Conference, pp. 763-766, June 2002.
8. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 2, pp. 195-206, April 2000.
9. Y. Eo, J. Shim, and W. R. Eisenstadt, "A Traveling-Wave-Based Waveform Approximation Technique for the Timing Verification of Single Transmission Lines," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 6, pp. 723-730, June 2002.