Wave-propagation based analytical model for distributed on-chip RLC interconnects

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4159-4162

  Kadim, H J ^a   Coulibaly, L M ^a  

^a Liverpool JM University   (United Kingdom)

Author keywords

Crosstalk; Distributed RLC; Interconnect

Indexed keywords

CROSSTALK; ELECTROMAGNETIC WAVE PROPAGATION; MATHEMATICAL MODELS; NATURAL FREQUENCIES;

DISTRIBUTED RLC; RLC MODEL;

INTERCONNECTION NETWORKS;

EID: 34547381716     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. T. Sakurai, "Closed form expression for interconnect delay, coupling and croaatalk in VLSI," IEEE Trans. Electronic Devices, Vol. 40, pp. 118-124, Jan, 1993.
2. J. Rubenstien, P. Penfield, M.A. Horowitz, "Signal delay in RC tree networks," IEEE. Trans. Computer-Aided Design, vol. CAD-2, pp. 2002-211, July 1983.
3. X. Qi, B. Kleveland, Z. Yu, S. S. Wong, R. W. Dutton, and T. Young, "On-chip inductance modeling of VLSI interconnects," in 2000 IEEE Int. Solid-State Circuits Conf. Dig. Techn. Papers, 2000, pp. 172-173.
4. K. Banerjee and A. Mehrotra, "Analysis of on-chip inductance effects for distributed RLC interconnects", IEEE Transactions on Computer-Aides design of Integrated Circuits and Systems, vol. 21, No. 8, August 2002
5. D. Edelstein et al., "Full copper wiring in a sub-0.25_m CMOS ULSI technology," in Int. Electron. Devices Meeting Dig. Techn. Papers, 1997, pp. 773-776.
6. N. Roher et al., "A 480 MHz RISC microprocessor in a 0.12_m L CMOS technology with copper interconnects," in Int. Solid-State Circuits Conf. Dig, Tech. Papers, 1998, pp. 240-241.
7. Kamon, M., et al, "FASTHENRY: A multipole-accelerated 3-D inductance extraction program," IEEE Transactions on MTT, Sept. 1994, pp 1750-1758
8. Deutsch, A., et al, "When are Transmission-line effects important for on-chip interconnections?," IEEE Transactions on MTT, Oct. 1997, pp 1836-1847.
9. D. Edelstein et al., "Full copper wiring in a sub-0.25_m CMOS ULSI technology," in Int. Electron. Devices Meeting Dig. Techn. Papers, 1997, pp. 773-776.
10. Y. Massoud, S. Majors, T. Bustami, and J. White, "Layout techniques for minimizing on-chip interconnect self-inductance," in Proc. 1998 Design Automation Conf., pp. 566-571.
11. W. C. Elmore, "The transient response of damped linear networks," J. Appl. Phys., vol. 19, pp. 55-63, Jan. 1948.
12. R. Gupta, B. Tutuianu, L. Pileggi, "The elmore dealy as a bound for re trees with generalised input signals", IEEE Transactions on Computer-Aided Design, Vol. 16, No. 1, pp. 95 -104, 1997.
13. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Transactions on Computer-Aided Design, Vol. CAD-9, No. 4, pp. 352 - 366, April 1990.
14. Odabasioglu A., et al, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," ICCAD 1997, pp 58-65
15. A. B. Kahng and S. Muddu, "An analytical delay model for RLC interconnects," in Proc. IEEE International Symp. Circuits and Systems, May 1996, vol. 4, pp.237-240.
16. Y. I. Ismail, E. G. Friedman and J. L. Neves," Equivalent Elmore delay for RLC trees" Proceedings of the 36th ACM/IEEE conference on Design automation conference, 1999 pp.
17. A. B. Kahng and S. Muddu, "An analytical delay model for VLSI interconnects under ramp input," in Proc.ACM/ IEEE International Conf. on Computer-Aided Design, pp. 30-36, Jan 1997.
18. th IEEE International Midwest Symp. on Circuits and Systems, pp. I 457-I 460, July 2004.
19. L.M. Coulibaly, H.J. Kadim, "Analytical Crosstalk Noise and Its Induced-Delay Estimation for Distributed RLC Interconnects under Ramp Excitation," IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2005, pp 1254-1257.
20. H.J. Kadim, L.M. Coulibaly, " A Comparative Analysis of a Distributed On-Chip RLC Interconnect Model under Ramp Excitation," paper submitted to the IEEE EUROCON Conf., Belgrade, November 2005.