A tree based novel representation for 3D-Block packing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 5, 2009, Pages 759-764

  Fujiyoshi, Kunihiro ^a   Kawai, Hidenori ^a   Ishihara, Keisuke ^a  

^a TOKYO UNIVERSITY OF AGRICULTURE AND TECHNOLOGY   (Japan)

Author keywords

3D packing; Double tree and sequence (DTS); O tree; Rectangular box; Tree

Indexed keywords

3D PACKING; DOUBLE TREE AND SEQUENCE (DTS); O-TREE; RECTANGULAR BOX; TREE;

ELECTRONIC MEDICAL EQUIPMENT; STRESS ANALYSIS;

PACKING;

MATHEMATICAL MODELS; MEDICAL SURGICAL SUPPLIES; PACKING; STRESS ANALYSIS;

EID: 65349116055     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2015424     Document Type: Article

References (17)

1. R. H. J. M. Otten, "Automatic floorplan design," in Proc. DAC, 1986, pp. 261-267.
2. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 15, no. 12, pp. 1518-1524, Dec. 1996.
3. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module packing based on the BSG-structure and IC layout applications," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 17, no. 6, pp. 519-530, Jun. 1998.
4. H. Yamazaki, K. Sakanushi, S. Nakatake, and Y. Kajitani, "The 3D-packing by meta data structure and packing heuristics," IEICE Trans. Fundam., vol. E83-A, no. 4, pp. 281-289, Apr. 2000.
5. P. N. Guo, T. Takahashi, C. K. Cheng, and T. Yoshimura, "Floorplanning using a tree representation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 2, pp. 281-289, Feb. 2001.
6. J.-M. Lin and Y.-W. Chang, "TCG: A transitive closure graph-based representation for non-slicing floorplans," in Proc. DAC, Jun. 2001, pp. 764-769.
7. M. Kaneko, J. Yokoyama, and S. Tayu, "3D scheduling based on code space exploration for dynamically reconfigurable systems," in Proc. IEEE ISCAS, May 2002, vol. V, pp. 465-468.
8. P.-H. Yuh, C.-L. Yang, Y.-W. Chang, and H.-L. Chen, "Temporal floorplanning using 3D-subTCG," in Proc. ASP-DAC, 2004, pp. 725-730.
9. H. Kawai and K. Fujiyoshi, "3D-block packing using a tree representation," IEICE, Tokyo, Japan, pp. 49-54, IEICE Tech. Rep. VLD2004-29, Jun. 2004. (in Japanese).
10. L. Cheng, L. Deng, and M. D. F Wong, "Floorplan design for 3-D ICs," in Proc. SASIMI, Oct. 2004, pp. 395-401.
11. P.-H. Yuh, C.-L. Yang, and Y.-W. Chang, "Temporal floorplanning using the T-tree formulation," in Proc. ICCAD, Nov. 2004, pp. 300-305.
12. I. P. Goulden, D. M. Jackson, and G. C. Rota, Combinatorial Enumeration. New York: Dover, 2004.
13. H. Ninomiya, H. Yamagishi, and H. Asai, "Three-dimensional module packing using 3DBSG structure," J. Signal Process., vol. 9, no. 6, pp. 439-445, 2005.
14. Y. Kohira, C. kodama, K. Fujiyoshi, and A. Takahashi, "Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems," in Proc. IEEE ISCAS, May 2006, pp. 4487-4490.
15. K. Fujiyoshi, H. Kawai, and K. Ishihara, "DTS: A tree based representation for 3D-block packing," in Proc. IEEE ISCAS, May 2007, pp. 1045-1048.
16. L. Zhang, S. Dong, X. Hong, and Y. Ma, "A fast 3D-BSG algorithm for 3D packing problem," in Proc. IEEE ISCAS, 2007, pp. 2044-2047.
17. R. Wang, E. F. Y. Young, Y. Zhu, F. C. Graham, R. Graham, and C.-K. Cheng, "3-D floorplanning using labeled tree and dual sequences," in Proc. ISPD, Apr. 2008, pp. 54-59.