Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4487-4490

  Kohira, Yukihide ^a   Kodama, Chikaaki ^b   Fujiyoshi, Kunihiro ^b   Takahashi, Atsushi ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

^b TOKYO UNIVERSITY OF AGRICULTURE AND TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; MATHEMATICAL MODELS; PROBLEM SOLVING; RESOURCE ALLOCATION; SCHEDULING;

3D-PACKING REPRESENTATIONS; COMPUTATION RESOURCES; RECTANGULAR BOX PACKING;

COMPUTATION THEORY;

EID: 34547272649     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. M. Kaneko, J. Yokoyama, and S. Tayu, "3D Scheduling Based on Code Space Exploration For Dynamically Reconfigurable Systems," in Proc. ISCAS, vol. 5, 2002, pp. 465-468.
2. P. H. Yuh, C. L. Yang, Y. W. Chang, and H. L. Chen, "Temporal Floorplanning Using 3D-subTCG," in Proc. ASP-DAC, 2004, pp. 725-730.
3. P. H. Yuh, C. L. Yang, and Y. W. Chang, "Temporal Floorplanning Using the T-tree Representation," in Proc. ICCAD, 2004, pp. 300-305.
4. H. Yamazaki, K. Sakanushi, S. Nakatake, and Y. Kajitani, "The 3D-Packing by Meta Data Structure and Packing Heuristics," IEICE Trans. Fundamentals, vol. E82-A, no. 4, pp. 639-645, 2000.
5. Y. Kohira, C. Kodama, K. Fujiyoshi, and A. Takahashi, "3D-Floorplanning for Scheduling of Dynamically Reconfigurable Systems," Technical Report of IEICE, VLD2004-67, vol. 104, no. 478, pp. 37-42, 2004, (In Japanese).
6. L. Cheng, L. Deng, and D. F. Wong, "Floorplan Design for 3-D ICs," in Proc. The 12th Workshop on SASIMI, 2004, pp. 395-401.
7. H. Kawai and K. Fujiyoshi, "3D-Block Packing using a Tree Representation," in Proc. The 18th Workshop on Circuits and Systems in Karuizawa, 2005, pp. 199-204, (In Japanese).
8. H. Yamagishi, H. Ninomiya, and H. Asai, "A Packing expression method for 3D floorplanning," in Proc. The 18th Workshop on Circuits and Systems in Karuizawa, 2005, pp. 205-210.
9. Y. Kohira, C. Kodama, K. Fujiyoshi, and A. Takahashi, "Evaluation of 3D-Packing Representations for Scheduling of Dynamically Reconfigurable Systems," in Proc. The 18th Workshop on Circuits and Systems in Karuizawa, 2005, pp. 211-216.
10. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module Packing Based on the BSG-Structure and IC Layout Aplications," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 17, no. 6, pp. 519-530, 1998.
11. M. Tsuboi, K. Sakanushi, and A. Takahashi, "Parameter Setting in Simulated Annealing using Q-sequence for Good Layouts in Short Time," in Proc. The 15th Workshop on Circuits and Systems in Karuizawa, 2002, pp. 125-130, (In Japanese).