The 3D-packing by meta data structure and packing heuristics

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E83-A, Issue 4, 2000, Pages 639-645

  Yamazaki, Hiroyuki ^a   Sakanushi, Keishi ^a   Nakatake, Shigetoshi ^b   Kajitani, Yoji ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

^b UNIVERSITY OF KITAKYUSHU   (Japan)

Author keywords

3D packing; Placement; Sequence pair; Sequence triple; Simulated annealing

Indexed keywords

PACKING HEURISTICS; THREE-DIMENSIONAL PACKING PROBLEMS;

ALGORITHMS; ENCODING (SYMBOLS); HEURISTIC METHODS; PROBLEM SOLVING; SIMULATED ANNEALING;

DATA STRUCTURES;

EID: 0033725877     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing-based module placement," Proc. of IC-CAD '95, pp.472-479, Nov. 1995.
2. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair," IEEE Trans. on CAD, vol.15, no12, pp.1518-1524, Dec. 1996.
3. K. Li and K.H. Cheng, "On three-dimensional packing," SIAM J. Computing, vol.19, no5, pp.847-867, Oct. 1990
4. K. Li and K.H. Cheng, "Heuristic algorithms for on-line packing in three dimensions," J. Algorithms, vol.13, no4, pp.589-605, Dec. 1992
5. F.K. Miyazawa and Y. Wakabayashi, "An algorithm for the three-dimensional packing problem with asymptotic performance analysis," Algorithmica, vol.18, nol, pp.122-144, May 1997.
6. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," Proc. of ICCAD '96, pp.484-491, Nov. 1996.
7. S. Nakatake, H. Murata, K. Fujiyoshi, and Y. Kajitani, "Module packing based on the BSG-structure and IC layout applications," IEEE Trans, on CAD, vol.17, no6, pp.519-530, June 1998.