Analytical modeling of effective conduction path effect (ECPE) on the subthreshold swing of DG-MOSFETs

Proceedings of the 2009 Spanish Conference on Electron Devices, CDE'09

Volumn , Issue , 2009, Pages 136-139

  Tiwari, Pramod Kumar ^a   Panda, Chinmaya Ranjan ^a   Agarwal, Anupam ^a   Sharma, Prateek ^a   Jit, S ^a  

^a BANARAS HINDU UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL EXPRESSIONS; ANALYTICAL MODELING; CLOSED-FORM EXPRESSIONS; CONDUCTION PATHS; DG-MOSFET; DUAL GATES; MOSFETS; SUB-THRESHOLD SWINGS; SUBTHRESHOLD CONDUCTIONS;

CHARGE COUPLED DEVICES; ELECTRON BEAM LITHOGRAPHY; ELECTRON DEVICES; FIELD EFFECT TRANSISTORS; GALERKIN METHODS; METALLIC COMPOUNDS; MOS DEVICES; SEMICONDUCTOR MATERIALS;

MOSFET DEVICES;

EID: 64949166724     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SCED.2009.4800449     Document Type: Conference Paper

References (12)

1. L. Huaxin and T. Yuan, "An analytic potential model for symmetric and asymmetric DG MOSFETs," IEEE Trans. Electron Devices, vol. 53, pp. 1161-1168, May 2006.
2. O. Moldovan, A. Cerdeira, D. Jimenez, J.-P. Raskin, V. Kilchytska, D. Flandre, N. Collaert, and B. Iniguez, "Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications," Solid-State Electron., vol. 51, pp. 655-661, May 2007.
3. A. Cerdeira, B. Iñiguez, and M. Estrada, "Compact model for short channel symmetric doped Double-Gate MOSFETs," Solid-State Electron., vol. 52, pp. 1064-1070, Jul. 2008
4. V. Hariharan, J. Vasi, and V. R. Rao, "Drain current model including velocity saturation for symmetric Double-Gate MOSFETs," IEEE Trans. Electron Devices, vol. 55, pp. 2173-2180,Aug.2008.
5. J. W. Han, C J. Kim, and Y. K. Choi, "Universal potential model in tied and separated Double-Gate MOSFETs with consideration of symmetric and separated asymmetric structure," IEEE Trans. Electron Devices, vol. 55, pp. 1472-1479, Jun.2008.
6. B. Agrawal, "Comparative scaling opportunities of MOSFET structures for giga scale integration (GSI)," Ph.D dissertation, Rensselaer polytech. Inst., Troy, NY, 1994.
7. R. H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: from bulk to SOI to bulk," IEEE Trans. Electron Devices, vol. 39, pp. 1704-1710, Jul.1992.
8. Y. Tosaka, K. Suzuki, and T. Sugii, "Scaling-parameter-dependent model for subthreshold swing S in double-gate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 15, pp. 466-468, Nov. 1994.
9. K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, "Scaling theory for Double-Gate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 40, pp. 2326-2329, Dec.1993.
10. Q. Chen, B. Agrawal, and J. D. Meindl, "A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs," IEEE Trans. Electron Devices, vol. 49, pp. 1086-1090, Jun.2002.
11. T. K. Chiang, "A novel scaling-parameter-dependent subthreshold swing model for double-gate (DG) SOI MOSFETs: including effective conducting path effect (ECPE)," Semicond. Sci. Technol., vol. 19, pp. 1386-1390, Dec.2004.
12. Silvaco Int. 2004 ATLAS User's Manual A 2D numerical device simulator http://www.silvaco.com.