Ultra-fast downloading of partial bitstreams through Ethernet

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5455 LNCS, Issue , 2009, Pages 72-83

  Bomel, Pierre ^a   Crenne, Jeremie ^a   Ye, Linfeng ^a   Diguet, Jean Philippe ^a   Gogniat, Guy ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

Bitstream server; Ethernet; FPGA; Link layer; Partial reconfiguration; Ultra fast downloading

Indexed keywords

BITSTREAM SERVER; FPGA; LINK LAYER; PARTIAL RECONFIGURATION; ULTRA-FAST DOWNLOADING;

AUTOMOBILE ELECTRONIC EQUIPMENT; DYNAMIC MODELS; EMBEDDED SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RADIO; SERVERS; SPACECRAFT EQUIPMENT; WIRELESS NETWORKS;

ETHERNET;

EID: 63449087213     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-00454-4_10     Document Type: Conference Paper

References (15)

1. Huebner, M., et al.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: Proc. of the 11th Reconfigurable Architectures Workshop (RAW/IPDPS 2004), Santa Fe, New Mexico, USA, April 26-30 (2004)
2. Haiyun, G., Shurong, C: Partial Reconfiguration Bitstream Compression for Virtex FPGAs. In: Proc. of International Congress on Image and Signal Processing (CISP 2008), Sanya, Hainan, China, May 27-30 (2008)
3. Bomel, P., Gogniat, G., Diguet, J.-P.: A Networked, Lightweight and Partially Reconfigurable Platform. In: Woods, R., Compton, K., Bouganis, C, Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943, pp. 318-323. Springer, Heidelberg (2008)
4. Bomel, P., Gogniat, G., Diguet, J.-P., Crenne, J.: Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable Systems. In: Proc. of 7th Intl. Symposium on Parallel and Distributed Computing (ISPDC 2008), Krakow, Poland, July 1-5 (2008)
5. Compton, K., Hauck, S.: Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys 34(2), 171-210 (2002)
6. Walder, H., Platzner, M.: Online Scheduling for Block-partitioned Reconfigurable Devices. In: Proc. of Design, Automation and Test in Europe Conference and Exposition (DATE 2003), Munich, Germany, March 3-7 2003. IEEE Computer Society, Los Alamitos (2003)
7. Xilinx XAPP290. Two Flows for Partial Reconfiguration: Module Based or Difference Based (September 2004)
8. Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of fpgas. In: Proc. of Design, Automation and Test in Europe Conference and Exposition (DATE 2003), Munich, Germany, March 3-7, 2003. IEEE Computer Society, Los Alamitos (2003)
9. Claus, C, Zeppenfeld, J., Muller, F., Stechele, W.: Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System. In: Proc. of Design, Automation and Test in Europe Conference and Exposition (DATE 2007), Nice, France, April 20-24 (2007)
10. Xilinx, XAPP433. Web Server design using MicroBlaze Soft Processor (October 2006)
11. Adam Dunkels. lwIP. Computer and Networks Architectures (CNA), Swedish Institute of Computer Science, http://www.sics.se/-adam/lwip/
12. Lagger, A., Upegui, A., Sanchez, E.: Self-Reconfigurable Pervasive Platform For Cryptographic Application. In: Proc. of the 16th Intl. Conference on Field Programmable Logic and Applications (FPL 2006), Madrid, SPAIN, August 28-30 (2006)
13. Williams, J., Bergmann, N.: Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In: Proc. of the Intl. Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2004), Las Vegas, Nevada, USA, June 21-24 (2004)
14. Huebner, M., Becker, T., Becker, J.: Real-Time LUT-based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration. In: Proc. of the 17th Symposium on Integrated Circuits and Systems design (SBCCI 2004), Ipojuca, Brazil, September 7-11 (2004)
15. Bobda, C, Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J.: The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms. Journal of VLSI Signal Processing Systems 47(1), 15-31 (2007)