Bitstreams repository hierarchy for FPGA partially reconfigurable systems

Proceedings of the 7th International Symposium on Parallel and Distributed Computing, ISPDC 2008

Volumn , Issue , 2008, Pages 228-234

  Bomel, Pierre ^a   Diguet, Jean Philippe ^a   Gogniat, Guy ^a   Crenne, Jeremie ^a  

^a UNIVERSITÉ EUROPÉENNE DE BRETAGNE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUITS; NETWORKS (CIRCUITS);

BIT STREAMS; COMMUNICATION PROTOCOLS; EXTERNAL MEMORIES; HARDWARE RESOURCES; OPTIMIZED ARCHITECTURES; RECONFIGURABLE SYSTEMS;

EMBEDDED SYSTEMS;

EID: 60349083441     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPDC.2008.14     Document Type: Conference Paper

References (15)

1. M. Hubner, M. Ullmann, F. Weissel, J. Becker, "Realtime Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration", Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe, New Mexico, USA, April 2004.
2. K. Compton, S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software", ACM Computing Surveys, Vol. 34, NO. 2, June 2002, pp. 171-210.
3. Herbert Walder, Marco Platzner, "Online Scheduling for Block-partitioned Reconfigurable Devices", Proceedings of the Design And Test in Europe International Conference (DATE'03), Munich, Germany, March 2003.
4. Xilinx XAPP290, "Two Flows for Partial Reconfiguration: Module Based or Difference Based", September 2004.
5. B. Blodget, S. McMillan, P. Lysaght, "A lightweight approach for embedded reconfiguration of fpgas", Proceedings of the Design And Test in Europe International Conference (DATE'03), Munich, Germany, March 2003.
6. Christopher Claus, Johannes Zeppenfeld, Florian Muller, Walter Stechele, "Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System", Proceedings of the Design And Test in Europe International Conference (DATE 2007), Nice, France, April 2007.
7. Xilinx, XAPP433, "Web Server design using MicroBlaze Soft Processor", October 2006.
8. Adam Dunkels, "lwIP", Computer and Networks Architectures (CNA), Swedish Institute of Computer Science, http://www.sics.se/~adam/lwip/.
9. A. Lagger, A. Upegui, E. Sanchez, "Self-Reconfigurable Pervasive Platform For Cryptographic Application", Proceedings of International Conference on Field Programmable Logic and Application (FPL'06), Madrid, Spain, August 2006.
10. J. Williams, N. Bergmann, "Embedded Linux as a platform for dynamically self-reconfiguring systems-onchip", Proceedings of the 2004 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA04), Las Vegas, Nevada, USA, June 2004, ISBN 1-932415-42-4.
11. P. Bomel, G. Gogniat, J.-P. Diguet, "A Networked, Lightweight and Partially Reconfigurable Platform", in Proceeding of the International Workshop on Applied reconfigurable Computing (ARC'08), London, United Kinddom, March 2008. Patent FR 08 50641 - N/R BFF 08P0055.
12. B. Kettelhoit, M. Porrmann, "A Layer Model for Systematically Designing Dynamically Reconfigurable Systems", Proceedings of International Conference on Field Programmable Logic and Application (FPL'06), Madrid, Spain, August 2006.
13. F. Dittmann, S. Frank, "Hard Real-Time Reconfiguration Port Scheduling", Proceedings of the Design And Test in Europe International Conference (DATE 2007), Nice, France, April 2007.
14. M. Huebner, T. Becker, J. Becker, "Real-Time LUT-based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration", in 17th Symposium on Integrated Circuits and Systems Design (SBCCI'04), Pernambuco, Brazil, September 2004.
15. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, "The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms", Journal of VLSI Signal Processing Systems, Volume 47, Issue 1 (April 2007), Pages: 15-31, ISSN:0922-5773.