A networked, lightweight and partially reconfigurable platform

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4943 LNCS, Issue , 2008, Pages 318-323

  Bomel, Pierre ^a   Gogniat, Guy ^a   Diguet, Jean Philippe ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

Bitstream server; FPGA; Link layer; Partial reconfiguration

Indexed keywords

CAVITY RESONATORS; COMMUNICATION; INTERNET PROTOCOLS; STANDARDS;

BITSTREAM SERVER; BITSTREAMS; COMMUNICATION PROTOCOLS; EXTERNAL MEMORIES; FPGA; HARDWARE ARCHITECTURE; LINK LAYER; PARTIAL RECONFIGURATION; PROTOCOL IMPLEMENTATIONS; RE-CONFIGURABLE COMPUTING; RECONFIGURABLE PLAT FORMS;

NETWORK ARCHITECTURE;

EID: 51849143171     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78610-8_35     Document Type: Conference Paper

References (9)

1. Hubner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004) (2004)
2. Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of fpgas. In: Proceedings of Design, Automation and Test in Europe (DATE 2003) (2003)
3. Claus, C., Zeppenfeld, J., Muller, F., Stechele, W.: Using Partial-Run-Time Re-configurable Hardware to accelerate Video Processing in Driver Assistance System. DATE 2007
4. Web Server design using MicroBlaze Soft Processor, Xilinx, XAPP433 (October 2006)
5. Dunkels, A.: lwIP, Computer and Networks Architectures (CNA), Swedish Institute of Computer Science, http://www.sics.se/∼adam/lwip/
6. Lagger, A., Upegui, A., Sanchez, E.: Self-Reconfigurable Pervasive Platform For Cryptographic Application. In: Proceedings of International Conference on Field Programmable Logic and Applications (FPL 2006) (2006)
7. Williams, J., Bergmann, N.: Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In: Proceedings of the 2004 International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2004) (2004) ISBN 1-932415-42-4
8. Huebner, M., Becker, T., Becker, J.: Real-Time LUT-based Network Topologies for Dynamic and Partial FPGA Self-Reconfiguration. In: 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004) (September 2004)
9. Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J.: The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms. Journal of VLSI Signal Processing Systems 47(1), 15-31 (2007)