Real-time configuration code decompression for dynamic FPGA self-reconfiguration

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1887-1892

  Huebner, Michael ^a   Ullmann, Michael ^a   Weissei, Florian ^a   Becker, Juergen ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Compression; Decompression; Virtex

Indexed keywords

COMPUTER SIMULATION; DATA COMPRESSION; DATA REDUCTION; DATA STORAGE EQUIPMENT; INTERFACES (COMPUTER); RANDOM ACCESS STORAGE; REAL TIME SYSTEMS;

DECOMPRESSION; MEMORY MODULES; RUN-TIME RECONFIGURATION; VIRTEX;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 12444323067     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. Mostafa A. Bassiouni, Amar Mukherjee "Efficient Decoding of Compressed Data", Journal of the American Society for Information Science 46(1): pp. 1-8, 1995
2. Becker, Huebner, Ullmann: "Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations", SBCCI03, Sao Paulo, Sep. 03
3. Becker, Huebner, Ullmann: "Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations", VLSI03, Darmstadt, Sep. 03
4. S. Hauck, Z. Li, E. J. Schwabe "Configuration Compression for the Xilinx XC6200 FPGA", IEEE Sym-posium on FPGAs for Custom Computing Machines, pp. 138-146, 1998
5. David A. Huffman, "A Method for the Construction of Minimum-Redundancy Codes" Proc. IRE, pp. 1098-1101, September 1952.
6. Mark Nelson: "Datenkomprimierung - Effiziente Algorithmen in C"; Hannover: Verlag Heinz Heise, 1st edition, 1993
7. C. E. Shannon, "A mathematical theory of communication," Bell System Technical Journal, vol. 27, pp. 379-423 and 623-656, July and October, 1948
8. J. Storer, T. Szymanski "Data Compression via textual substitution," J. ACM, 29, pp. 928-951, 1982
9. http://www.x2e.de/virtex/virtex_x2e.html
10. SPYDER - VIRTEX - X2E User's Manual, Version 1.3/ Jan 31, 2002, Rev. 1.7
11. http://www.xilinx.com/ise/design_tools/
12. XAPP151: "Virtex Series Coniguration Architecture User Guide"
13. Xilinx Datasheet: "Virtex-E 1.8V Field Programmable Gate Array", July 17, 2002
14. Xilinx Datasheet: "System ACE Compact Flash Solution", April 5, 2002
15. Ziv J., Lempel A., "A Universal Algorithm for Sequential Data Compression", IEEE Transactions on Information Theory, Vol. 23, No. 3, pp. 337-343.