A data protection unit for NoC-based architectures

CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2007, Pages 167-172

  Fiorin, Leandro ^a   Palermo, Gianluca ^b   Lukovic, Slobodan ^a   Silvano, Cristina ^b  

^a UNIVERSITY OF LUGANO   (Switzerland)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

Data protection; Embedded systems; Multiprocessor system on chip (MPSoC); Network on chip (NoC); Security

Indexed keywords

EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; SECURITY OF DATA;

DATA PROTECTION UNIT (DPU); MULTIPROCESSOR SYSTEM-ON-CHIP (MPSOC); NETWORK INTERFACE;

SOFTWARE ARCHITECTURE;

EID: 38849131231     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289816.1289858     Document Type: Conference Paper

References (13)

1. Open Core Protocol Specification 2.2.
2. SonicsMX SMART Interconnect Datasheet. http://www.sonicsinc.com.
3. T. Alves and D. Felton. TrustZone: Integrated Hardware and Software Security, White Paper. ARM, 2004.
4. L. Benini and G. De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 2002.
5. E. Chien and P. Szoe. Blended Attacks Exploits, Vulnerabilities and Buffer Overflow Techniques in Computer Viruses. Symantec White Paper, Sept. 2002.
6. J. Coburn, S. Ravi, A. Raghunathan, and S. Chakradhar. SECA: Security-Enhanced Communication Architecture. In Proceedings of the 2005 International Conference on CASES, 2005.
7. W. J. Dally and B. Towles. Route packets, not wires: on-chip inteconnection networks. In Proceedings of DAC '01, pages 684-689, New York, NY, USA, 2001. ACM Press.
8. J. P. Diguet, S. Evain, R. Vaslin, G. Gogniat, and E. Juin. NoC-centric security of reconfigurable soc. In Proceedings of the First International Symposium on Networks-on-Chip (NOCS'07), May 7-9 2007.
9. C. H. Gebotys and R. J. Gebotys. A framework for security on NoC technologies. In Proceedings of the Annual Symposium on VLSI, pages 113-117. IEEE Computer Society, Feb. 20-21 2003.
10. C. H. Gebotys and Y. Zhang. Security wrappers and power analysis for SoC technology. In First IEEE/ACM/IFIP International Conference on CODES+ISSS, pages 162-167, Oct. 1-3 2003.
11. P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi. Security as a New Dimension in Embedded System Design. In Proceedings of DAC 2004, Jun. 7-11 2004.
12. K. Pagiantzis and A. Sheikholeslami. Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE Journal of Solid-State Circuits, 41(3), March 2006.
13. A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1), January 2005.