A 20MS/s 5.6 mW 6b asynchronous ADC in 0.6μm CMOS

Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems

Volumn , Issue , 2009, Pages 111-116

  Tulabandhula, Theja ^a   Mitikiri, Yujendra ^a  

^a TEXAS INSTRUMENTS   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CONVERSION CYCLES; HIGH-SPEED APPLICATIONS; LOW-POWER; POWER CONSUMPTION; REDUCING POWER; SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS;

ANALOG TO DIGITAL CONVERSION; COMMUNICATION SYSTEMS; COMPARATORS (OPTICAL); DESIGN; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUITS; MULTICARRIER MODULATION;

EMBEDDED SYSTEMS;

EID: 62949216429     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.Design.2009.56     Document Type: Conference Paper

References (16)

1. S.-W. M. Chen and R. W. Brodersen. A 6-bit 600-ms/s 5.3- mw asynchronous adc in 0.13-μm cmos. IEEE Journal of Solid-State Circuits, 41(12):2669-2680, December 2006.
2. G. V. der Plas and B. Verbruggen. A 150ms/s 133μw 7b adc in 90nm digital cmos using a comparator-based asynchronous binary-search sub-adc. Solid-State Circuits Con-ference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 242-243, February 2008.
3. B. P. Ginsburg and A. P. Chandrakasan. Highly interleaved 5b 250ms/s adc with redundant channels in 65nm cmos. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 240-610, February 2008.
4. V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. V. der Plas, and J. Craninckx. An 82opw 9b 4oms/s noise-tolerant dynamic-sar adc in 90nm digital cmos. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 238-239, February 2008.
5. G. V. der Plas, S. Decoutere, and S. Donnay. A 0.16pj/conversion-step 2.5mw 1.25gs/s 4b adc in a 90nm digital cmos process. Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE Interna-tional, pages 2310-2319, February 2006.
6. B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, and G. V. der Plas. A 2.2mw 5b 1.75gs/s folding flash adc in 90nm digital cmos. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE Interna-tional, pages 252-253, February 2008.
7. E. Allier, G. Sicard, L. Fesquet, and M. Renaudin. A new class of asynchronous a/d converters based on time quantization. Ninth International Symposium on Asynchronous Circuits and Systems, pages 196-205, May 2003.
8. Y. W. Li, K. L. Shepard, and Y. P. Tsividis. A continuoustime programmable digital fir filter. IEEE Journal of Solid- State Circuits, 41(11):2512-2520, November 2006.
9. B. Schell and Y. Tsividis. A clockless adc/dsp/dac system with activity-dependent power dissipation and no aliasing. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 550-551, February 2008.
10. A. Nikoozadeh and B. Murmann. An analysis of latch comparator offset due to load capacitor mismatch. IEEE Transactions on Circuits and Systems II, 53(12):1398-1402, 2006.
11. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto. A current-controlled latch sense amplifier and a static powersaving input buffer for low-power architecture. IEEE Journal of Solid-State Circuits, 28(4):523-527, April 1993.
12. B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel. Yield and speed optimization of a latch-type voltage sense amplifier. IEEE Journal of Solid-State Circuits, 39(7):1148-1158, July 2004.
13. U. Fiedler and D. Seitzer. A high-speed 8 bit a/d converter based on a gray-code multiple folding circuit. IEEE Journal of Solid-State Circuits, SC-14(3):547-552, June 1979.
14. J. C. Bob Verbruggen, M. Kuijk, P. Wambacq, and G. V. der Plas. A 2.2mw 5b 1.75gs/s folding flash adc in 90nm digital cmos. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 252-253, February 2008.
15. J. McCreary and P. Gray. All-mos charge redistribution analog-to-digital conversion techniques. i. Solid-State Circuits, IEEE Journal of, 10(6):371-379, Dec 1975.
16. Y. Yee, L. Terman, and L. Heller. A two-stage weighted capacitor network for d/a-a/d conversion. IEEE Journal of Solid-State Circuits, 14(4):778-781, Aug 1979.