|
Volumn , Issue , 2005, Pages 83-88
|
Assembly technology for three dimensional integrated circuits
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ACTIVE DEVICE LAYERS;
ASSEMBLY TECHNOLOGY;
HIGH PRECISION ALIGNMENTS;
MANUFACTURING SOLUTIONS;
PROCESSING TECHNOLOGIES;
THREE DIMENSIONAL INTEGRATED CIRCUITS;
VERTICAL INTERCONNECTIONS;
WAFER-SCALE INTEGRATION;
ALIGNMENT;
BONDING;
ELECTRIC POWER SYSTEM INTERCONNECTION;
INFORMATION TECHNOLOGY;
INTEGRATED CIRCUITS;
OPTIMIZATION;
THREE DIMENSIONAL;
WSI CIRCUITS;
WAFER BONDING;
|
EID: 61649116812
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (3)
|
References (17)
|