Submicron Super TFTs for 3-D VLSI Applications

IEEE Electron Device Letters

Volumn 21, Issue 9, 2000, Pages 439-441

  Wang, Hongmei ^a   Chan, Mansun ^a   Jagar, Singh ^a   Wang, Yangyuan ^b   Ko, Ping K ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^b PEKING UNIVERSITY   (China)

Author keywords

3 D VLSI; Grain enhancement; thin film transistor

Indexed keywords

EID: 85008052581     PISSN: 07413106     EISSN: 15580563     Source Type: Journal    
DOI: 10.1109/55.863104     Document Type: Article

References (9)

1. S. Miyamoto et al., “High performance gate-all-around TFT(GAT) for high-density, low-voltage-operation, and low-power SRAMs,” in Proc. 1997 Symp. VLSI Technology, Systems, and Applications, pp. 128-132.
2. K. S. Son, S. W. Kwon, Y. J. Lee, and D. M. Kim, “Metal node contact TFT SRAM cell for high-speed, low-voltage application,” IEEE Trans. Electron Devices, vol. 46, pp. 805-806, Apr. 1999.
3. H. Kuriyama et al., “An asymmetric memory cell using a C-TFT for single-bit-line SRAM's,” IEEE Trans. Electron Devices, vol. 46, pp. 927-931, May 1999.
4. S. Lee, Y. Jeon, and S. Joo, “Pd induced lateral crystallization of amorphous Si thin film,” Appl. Phys. Lett., vol. 66, pp. 1671-1673, Mar. 1995.
5. S. Lee and S. Joo, “Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization,” IEEE Electron Device Lett., vol. 17, pp. 160-162, Apr. 1996.
6. S. Jagar et al., “SOI formation from amorphous Silicon by metal-induced-lateral-crystallization (MILC) and subsequent high temperature annealing,” in Proc. Int. SOI Conf., 1999, pp. 112-113.
7. S. Jagar et al., “Single grain thin-film-transistor(TFT) with SOI CMOS performance formed by metal-induced-lateral-crystallization,” in IEDM Tech. Dig., 1999, pp. 293-296.
8. V. Subramanian and K. Saraswat, “High-performance germanium-seeded laterally crystallized TFTs for vertical device integration,” IEEE Trans. Electron Devices, vol. 45, pp. 1934-1939, Sept. 1998.
9. V. Subramanian et al., “Low-leakage germanium-seeded laterally crystallized single-grain 100-nm TFTs for vertical integration applications,” IEEE Electron Device Lett., vol. 20, pp. 341-343, July 1999.