A new transceiver architecture for the 60-GHz band

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 3, 2009, Pages 751-762

  Parsa, Ali ^a   Razavi, Behzad ^b  

^a BROADCOM CORPORATION   (United States)

^b University of California   (United States)

Author keywords

Half RF architecture; Low noise amplifier; Mixer; Mm wave transceiver; Polyphase filter; Quadrature LO; Synthesizer; Transceiver architecture

Indexed keywords

AUDIO FREQUENCY AMPLIFIERS; CMOS INTEGRATED CIRCUITS; MILLIMETER WAVES; MIXERS (MACHINERY); TRANSCEIVERS; TRANSMITTERS;

HALF-RF ARCHITECTURE; LOW-NOISE AMPLIFIER; MIXER; MM-WAVE TRANSCEIVER; POLYPHASE FILTER; QUADRATURE LO; SYNTHESIZER; TRANSCEIVER ARCHITECTURE;

SIGNAL PROCESSING;

EID: 61449133356     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2012368     Document Type: Article

References (16)

1. B. Razavi, "A 60-GHz CMOS receiver front-end," IEEE J. Solid-Stale Circuits, vol. 41, no. 1, pp. 17-22, Jan. 2006.
2. S. Emami et al., "A highly integrated 60 GHz CMOS front-end receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 190-191.
3. B. Razavi, "A millimeter-wave CMOS heterodyne receiver widi on-chip LO and divider," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 477-485, Feb. 2008.
4. A. Parsa and B. Razavi, "A 60 GHz CMOS receiver using a 30 GHz LO," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 190-191.
5. K. Scheir et al., "Design and analysis of inductors for 60 GHz applications in a digital CMOS technology," presented at the 69th ARFTG Microwave Measurement Conf., Honolulu, HI, Jun. 2007.
6. T. O. Dickson et al., "30-100-GHz inductors and transformers for millimeter-wave (Bi) CMOS integrated circuits," IEEE Trans. Microw. Theory Tech., vol. 53, no. 1, pp. 123-133, Jan. 2005.
7. S. K. Reynolds et al., "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE J. Soiid-State Circuits, vol. 41, no. 12, pp. 2820-2831, Dec. 2006.
8. B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 810-815, May 2001.
9. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998.
10. I. Vassiliou, "A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μ m CMOS transceiver for 802.11 a wireless LAN," IEEE J. Solid-Stale Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
11. T. Yao et al., "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE. J. Solid-State Circuits, vol. 42, no. 5, pp. 1044-1057, May 2007.
12. C.-H. Wang et al., "A 60 GHz low-power six-port transceiver for gi-gabit software-defined transceiver applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 192-596.
13. B. Razavi, "Architectures and circuits for RF CMOS receivers," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1998, pp. 393-400.
14. B. Razavi, "A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 573-579, May 1999.
15. B. Afshar, Y. Wang, and A. M. Niknejad, "A Robust 24 mW 60 GHz receiver in 90 nm standard CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 182-183.
16. M. Tanomura et al., "TX and RX front-ends for the 60 GHz band in 90 nm standard bulk CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 558-559.