Sigma-delta modulator with spectrally shaped feedback

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 9, 2003, Pages 518-530

  Oliaei, Omid ^a  

^a MOTOROLA INC   (United States)

Author keywords

ADC; Analog finite impulse response (FIR) filter; Continuous time modulator; Jitter; Oversampling data converter; Sigma delta modulation; Switched capacitor; Timing uncertainty

Indexed keywords

ATTENUATION; CAPACITORS; COMPUTER SIMULATION; FIR FILTERS; JITTER; LOW PASS FILTERS; MODULATORS; SIGNAL FILTERING AND PREDICTION; WHITE NOISE;

ANALOG FINITE-IMPULSE RESPONSE FILTER; CONTINUOUS-TIME MODULATOR; OVERSAMPLING DATA CONVERTER; SIGMA-DELTA MODULATOR; SPECTRALLY SHAPED FEEDBACK; SWITCHED-CAPACITOR;

DELTA SIGMA MODULATION;

EID: 0141885163     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.815023     Document Type: Article

References (20)

1. F. Wang and R. Harjani, "Power analysis and optimal design of opamps for oversampled converters," IEEE Trans. Circuits Syst. II, vol. 46, pp. 359-369, Apr. 1999.
2. O. Oliaei, "State-space analysis of clock jitter in continuous-time oversampling data converters," IEEE Trans. Circuits Syst. II, vol. 50, pp. 31-37, Jan. 2003.
3. P. F. Ferguson, Jr., A. Ganesan, and R. W. Adams, "One bit higher-order sigma-delta A/D converters," in Proc. IEEE Int. Symp. on Circuits and Systems, 1990, pp. 890-893.
4. R. C. Ledzius and J. S. Irwin, "The basis and architecture for the reduction of tones in a sigma-delta DAC," IEEE Trans. Circuits Syst. II, vol. 40, pp. 429-439, July 1993.
5. D. Birru, "Optimized reduced sample rate sigma-delta modulation," IEEE Trans. Circuits Syst. II, vol. 44, pp. 896-906, Nov. 1997.
6. F. Colodro and A. Torralba, "Multirate ΣΔ modulators," IEEE Trans. Circuits Syst. II, vol. 49, pp. 170-176, Mar. 2002.
7. A. Namdar and B. H. Leung, "A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop," IEEE J. Solid-State Circuits, vol. 34, pp. 1765-1776, Dec. 1999.
8. T. Okamotoa, Y. Maruyama, and A. Yukawa, "A stable high-order-delta-sigma modulator with an FIR spectrum distributor," IEEE J. Solid-State Circuits, vol. 28, pp. 730-735, July 1993.
9. D. K. Su and b. A. Wooley, "A CMOS oversampling D/A converter with a current-mode semi-digital reconstruction filter," IEEE J. Solid-State Circuits, vol. 28, pp. 1224-1233, Dec. 1993.
10. R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst. I, vol. 43, pp. 324-332, Apr. 1996.
11. O. Oliaei, "Clock jitter noise spectra in continuous-time delta-sigma modulators," in Proc. IEEE Int. Symp. on Circuits and Systems, 1999, pp. 192-195.
12. E. I. Jury, Theory and Applications of the Z-Transform Method. NewYork: Wiley, 1964.
13. O. Oliaei, "Continuous-time sigma-delta modulator with an arbitrary feedback waveform," in Proc. IEEE Int. Symp. on Circuits and Systems, May 2001, pp. 288-291.
14. J. A. Cherry and W. M. Snelgrove, "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 46, pp. 661-676, June 1999.
15. J. F. Jensen, G. Raghavan, A. E. Cosand, and R. H. Walden, "3.2-GHz second-order delta-sigma modulator implemented in, InP HBT technology," IEEE J. Solid-State Circuits, vol. 30, pp. 1119-1127, Oct. 1995.
16. R. H. M. Veldhove, B. J. Minnis, H. A. Hegt, and A. H. M. Roermund, "A 3.3-mW ΣΔ-modulator for UMTS in 0.18 μm CMOS with 70-dB dynamic range in 2-MHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, pp. 1645-1652, Dec. 2002.
17. P. Steiner and W. Yang, "A framework for analysis of high-order sigma-delta modulators," IEEE Trans. Circuits Syst. II, vol. 44, pp. 1-10, Jan. 1997.
18. J. R. Ragazzini and G. F. Franklin, Sampled-Data Control Systems. New York: McGraw-Hill, 1958.
19. E. Kreyzig, Advanced Engineering Mathematics, 8th ed. New York: Wiley, 1998.
20. T. R. Cuthbert, Jr., Optimization Using Personal Computers. New York: Wiley, 1987.