Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 2, 2009, Pages 427-435

  Wu, Ting ^a   Hanumolu, Pavan Kumar ^a   Mayaram, Kartikeya ^a   Moon, Un Ku ^a  

^a Oregon State University   (United States)

Author keywords

Bandwidth tracking; Frequency synthesizer; LC VCO; Loop bandwidth; Phase locked loop (PLL)

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; FREQUENCY SYNTHESIZERS; PHASE LOCKED LOOPS; SIGNAL GENERATORS; SPURIOUS SIGNAL NOISE; TELECOMMUNICATION SYSTEMS; WIRELESS TELECOMMUNICATION SYSTEMS;

BANDWIDTH TRACKING; FREQUENCY SYNTHESIZER; LC-VCO; LOOP BANDWIDTH; PHASE-LOCKED LOOP (PLL);

VARIABLE FREQUENCY OSCILLATORS;

EID: 59349115417     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2010792     Document Type: Article

References (18)

1. Y. Akamine, M. Kawabe, K. Hori, T. Okazaki, N. Toison, M. Kasahara, and S. Tananka, "A loop-bandwidth calibration system for fractional-N synthesizer and A E PLL transmitter," in IEEE Int. Solid-State. Circuits Conf Dig. Tech. Papers, Feb. 2005, pp. 314-315.
2. Y. Akamine, S. Tananka, M. Kawabe, T. Okazaki, Y. Shima, M. Yamamoto, R. Takano, and Y. Kimura, "A polar loop transmitter with digital interface including a loop-bandwidth calibration system," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 348-349.
3. J. Craninckx and M. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1998, pp. 372-373.
4. C. Lam and B. Razavi, "A 2.6-GHz/5.2 GHz frequency synthesizer in 0.4-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, pp. 788-794, May 2000.
5. G. Tak, S. Hyun, T. Kang, B. Choi, and S. Park, "A 6.3-9 GHz CMOS fast settling PLL for MB-OFDM UWB applications," IEEE J. Solid-State Circuits, vol. 40, pp. 1671-1679, Aug. 2005.
6. W. Rhee, H. Ainspan, D. Friedman, T. Rasmus, S. Garvin, and C. Cranford, "A uniform bandwidth PLL using a continuously tunable single-input dual-path LC VCO for 5 Gb/s PCI express Gen2 application," in IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 63-66.
7. A. Loke, R. Barnes, T. Wee, M. Oshima, C. Moore, R. Kennedy, and M. Gilsdorf, "A versatile 90-nm. CMOS charge-pump PLL for SerDes transmitter clocking," IEEE J. Solid-State Circuits, vol. 41, pp. 1894-1907, Aug. 2006.
8. M. Tiebout, C. Sandner, H. Wohlmuth, N. Dalt, and E. Thaller, "A fully integrated 13 GHz ΔΣ fractional-N PLL in 0.13 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 386-387.
9. C. Kuo, J. Chang, and S. Liu, "A spur reduction technique for a 5-GHz frequency synthesizer," IEEE Trans. Circuits Syst. I, vol. 53, pp. 526-533, Mar. 2005.
10. E. Hegazi and A. Abidi, "Varactor characteristic, oscillator tuning curves and AM-FM conversion," IEEE J. Solid-State Circuits, vol. 38, pp. 1033-1039, Jun. 2003.
11. M. Terrovitis, M. Mack, K. Singh, andM. Zargari, "A 3.2 to 4 GHz 0.25 μm CMOS frequency synthesizer for IEEE 802.11 a/b/g WLAN," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 98-99.
12. H. Lee, M. Hwang, B. Lee, Y. Kim, D. Oh, J. Kim, S. Lee, D. Jeong, and W. Kim, "A 1.2-V-only 900-mW 10 Gb Ethernet transceiver and XAUI interface with robust VCO tuning technique," IEEE J. Solid-State Circuits, vol. 40, pp. 2148-2158, Nov. 2005.
13. S. Williams, H. Thompson, M. Hufford, and E. Naviasky, "An improved CMOS ring oscillator PLL with less than 4 ps RMS accumulated jitter," in Proc. IEEE Custom Integrated Circuits Conf, Sep. 2004, pp. 151-154.
14. R. Nonis, N. Dalt, P. Palestri, and L. Selmi, "Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture," IEEE J. Solid-State Circuits, vol. 40, pp. 1303-1308, Jun. 2005.
15. F. Herzel, G. Fischer, and H. Gustat, "An integrated CMOS RF synthesizer for 802.11a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, pp. 1767-1770, Oct. 2003.
16. T. Wu, P. Hanumolu, K. Mayaram, and U. Moon, "A 4.2 GHz PLL frequency synthesizer with, an adaptively tuned coarse loop," in Proc. IEEE Custom Integrated Circuits Conf, Sep. 2007, pp. 547-550.
17. I. Filanovsky and H. Baltes, "Simple CMOS analog square-rooting and squaring circuits," IEEE Trans. Circuits Syst. I, vol. 39, pp. 312-315, Apr. 1992.
18. K. Bult and H. Wallinga, "A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation," IEEE J. Solid-State Circuits, vol. 22, pp. 357-365, Jun. 1987.