A fully integrated 13GHz ΔΣ fractional-N PLL in 0.13μm CMOS

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 47, Issue , 2004, Pages

  Tiebout, Marc ^a   Sandner, Christoph ^b   Wohlmuth, Hans Dieter ^a   Da Dalt, Nicola ^b   Thaller, Edwin ^b  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT MODE LOGIC (CML); INTEGRTAED TRANSCEIVERS; LOOP FILTERS;

BANDWIDTH; CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); ELECTRIC FILTERS; LOCAL AREA NETWORKS; PHASE MODULATION; SPURIOUS SIGNAL NOISE;

SIGNAL RECEIVERS;

EID: 2442665511     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. B. DeMuer and M. Steyaert, "A CMOS Monolithic SB-Controlled Fractional-N Frequency Synthesizer for DCS1800," IEEE J. Solid-State Circuits, vol 37, no. 7, pp. 835-844, July 2002.
2. K. Shu et al, "A 2.4GHz Monolithic Fractional-N Frequency Synthesizer With Robust Phase-Switching Prescaler and Loop Capacitance Multiplier," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 866-874, June 2003.
3. S. Tadjpour, E. Cijvat, E. Hegazi and A. Abidi, "A 900MHz Dual-Conversion Low-IF GSM Receiver in 0.35μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1992-2002, Dec. 2001.
4. T.A.D. Riley, M.A. Copeland and T.A. Kwasniewski, "Delta-Sgma Modulation in Fractional-N Frequency Synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
5. J. Craninckx and M.S.J. Steyaert, "A 1.75GHz/3V Dual-Modulus Divide by 128/129 Prescaler in 0.7μm CMOS," IEEE J. Solid-State Circuits, pp. 890-897, July 1996.
6. N. Da Dalt and C. Sandner, "A Subpicosecond Jitter PLL for Clock Generation in 0.12μm Digital CMOS," IEEE J. Solid-State Circuits, pp. 1275-1278, July 2003.
7. M. Tiebout, "Physical Scaling of Integrated Inductor Layout and Model and its Application to WLAN VCO Design at 11GHz and 17GHz," IEEE ISCAS Proc., pp. 637-640, May 2003.
8. H-D. Wohlmuth, D. Kehrer and W. Simbuerger, "A High Sensitivity Static 2:1 Frequency Divider up to 19GHz in 120nm CMOS," IEEE RF IC Symposium Proc., pp. 231-234, June 2002.
9. M. Tiebout, "A 480μW 2GHz Ultra Low Power Dual-Modulus Prescaler in 0.25μm Standard CMOS," IEEE ISCAS Proc., pp. 741-744, May 2000.