Linearized analysis of a digital bang-bang PLL and its validity limits applied to jitter transfer and jitter generation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 11, 2008, Pages 3663-3675

  Da Dalt, Nicole ^a  

^a INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

Bang bang control; Digital phase locked loop (PLL); Jitter generation; Jitter transfer; Nonlinear systems

Indexed keywords

JITTER; LINEARIZATION; NONLINEAR SYSTEMS; PHASE COMPARATORS; PHASE LOCKED LOOPS; PHASE NOISE; SIGNAL DETECTION;

BANG-BANG CONTROL; BANG-BANG PHASE DETECTORS; BINARY PHASE DETECTOR; DIGITAL IMPLEMENTATION; DIGITAL PHASE LOCKED LOOPS; JITTER TRANSFER; PHASE NOISE MEASUREMENT; PHASELOCKED LOOP (PLLS);

BANG BANG CONTROL SYSTEMS;

EID: 58049203870     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.925948     Document Type: Article

References (14)

1. N. Da Dalt et al., " A 10 b 10 GHz digitally controlled LC oscillator in 65 nm CMOS," in Proc. ISSCC Dig. Tech. Papers, 2006, pp. 669-678.
2. B. Staszewski et al., " All-digital phase-domain TX frequency synthesizer for bluetooth radios in 0.13 μm CMOS," in Proc. ISSCC Dig. Tech. Papers, 2004, pp. 272-527.
3. N. Da Dalt, E. Thaller, P. Gregorius, and L. Gazsi, "A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1482-1490, Jul. 2005.
4. A. V. Rylyakov et al., " A wide power-supply range (0.5 V-to-1.3 V) wide tuning range (500 MHz-to-8 GHz) all-static CMOS AD PLL in 65 nm SOI," in Proc. ISSCC Dig. Tech. Papers, 2007, pp. 172-173.
5. P. Dudek, S. Szczepanski, and J. Hatfield, " A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEFF J. Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
6. B. Staszewski et al., "Time-to-digital converter for RF frequency synthesis in 90 nm CMOS," in Proc. RFIC Symp., 2005, pp. 473-476.
7. S. D. Vamvakos, R. B. Staszewski, M. Sheba, and K. Waheed, "Noise analysis of time-to-digital converter in all-digital PLLs," in Proc. IEEE Dallas/CAS Workshop Des., Appl., Integr. Softw., 2006, pp. 87-90.
8. P. Madoglio, M. Zanuso, S. Levantino, C. Samori, and A. Lacaita, "Quantization effects in all-digital phase-locked loops," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 12, pp. 1120-1124, Dec. 2007.
9. V. Kratyuk et al., " A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 3, pp. 247-251, Mar. 2007.
10. R. C. Walker, "Designing bang-bang PLLs clock and data recovery in serial data transmission systems," in Phase Locking in High-Performance Systems, B. Razavi, Ed. Piscataway, NJ: IEEE Press, 2003.
11. J. Lee, K. Kundert, and B. Razavi, "Analysis and modeling of bang-bang clock and data recovery circuits," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1571-1580, Sep. 2004.
12. N. Da Dalt, " A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 52, no. 1, pp. 21-31, Jan. 2005.
13. N. Da Dalt, "Markov chains-based derivation of the phase detector gain in bang-bang PLLs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 11, pp. 1195-1199, Nov. 2006.
14. P. Hanumolu, B. Casper, R. Mooney, G. Wei, and U. Moon, "Analysis of PLL clock jitter in high-speed serial links," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 50, no. 11, pp. 879-886, Nov. 2003.