Quantization effects in all-digital phase-locked loops

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 12, 2007, Pages 1120-1124

  Madoglio, Paolo ^a   Zanuso, Marco ^a   Levantino, Salvatore ^a   Samori, Carlo ^a   Lacaita, Andrea L ^b  

^a POLITECNICO DI MILANO   (Italy)

^b Sezione di Milano   (Italy)

Author keywords

All digital phase locked loops (ADPLLs); Delta sigma ( ) modulation; Frequency synthesizers; Jitter; Phase noise; Quantization; Radio communication

Indexed keywords

DIGITAL RADIO; FREQUENCY CONVERTERS; FREQUENCY SYNTHESIZERS; JITTER; MODULATORS; PHASE NOISE; RADIO COMMUNICATION;

ALL DIGITAL PHASE LOCKED LOOP; DELTA SIGMA; DELTA SIGMA MODULATOR; DIGITALLY CONTROLLED OSCILLATORS; FREQUENCY QUANTIZATION; MIXED MODE SIMULATION; QUANTIZATION; TIME TO DIGITAL CONVERTERS;

PHASE LOCKED LOOPS;

EID: 58049215874     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.906171     Document Type: Article

References (10)

1. R. B. Staszewski, C.-M. Hung, K. Maggio, J. Wallberg, D. Leipold, and P. T. Balsara, "All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13-μm CMOS," in Dig. IEEE Int. Solid-State Circ. Conf., Feb. 2004, vol. 1, pp. 272-273.
2. V. Kratyuk, P. Hanumolu, K. Ok, K. Mayaram, and U. K. Moon, "A digital PLL with a stochastic time-to-digital converter," in Dig. Tech. Papers IEEE Symp. VLSI Circuits, Jun. 2006, pp. 31-32.
3. R. B. Staszewsky, C. Hung, N. Barton, M. Lee, and D. Leipold, "A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2203-2211, Nov. 2005.
4. F. M. Gardner, "Frequency granularity in digital phaselock loops," IEEE Trans. Commun., vol. 44, no. 6, pp. 749-758, Jun. 1996.
5. N. G. Kim and I. J. Ha, "Design of ADPLL for both large lock-in range and good tracking performance," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 9, pp. 1192-1204, Sep. 1999.
6. A. Teplinsky, O. Feely, and A. Rogers, "Phase-jitter dynamics of digital phase-locked loops," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, pp. 545-558, May 1999.
7. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "TDC-based frequency synthesizer for wireless applications," in Proc. IEEE Radio Freq. Integr. Circuits Symp., Jun. 2004, pp. 215-218.
8. R. B. Staszewski and P. T. Balsara, "Phase-domain all-digital phase-locked loop," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.
9. J. C. Candy, "Decimation for sigma delta modulation," IEEE Trans. Commun., vol. COM-34, no. 1, pp. 72-76, Jan. 1986.
10. M. Lee and A. A. Abidi, "A 9b, 1.25-ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue," in Dig. Tech. Papers IEEE Symp. VLSI Circuits., Jun. 2007, pp. 168-169.