Silicon on thin BOX (SOTB) CMOS for ultralow standby power with forward-biasing performance booster

ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference

Volumn , Issue , 2008, Pages 198-201

  Ishigaki, T ^a   Tsuchiya, R ^a   Morita, Y ^a   Yoshimoto, H ^a   Sugii, N ^a   Iwamatsu, T ^b   Oda, H ^b   Inoue, Y ^b   Ohtou, T ^c   Hiramoto, T ^c   Kimura, S ^a  

^a HITACHI LTD   (Japan)

^b RENESAS TECHNOLOGY CORP   (Japan)

^c INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOSFETS; DRAIN LEAKAGES; INVERTER DELAYS; OFFSET SPACERS; OVERLAP LENGTHS; STANDBY POWERS;

MOSFET DEVICES;

EID: 58049133312     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSDERC.2008.4681732     Document Type: Conference Paper

References (11)

1. T.C.Chen, "Where CMOS is going: trendy hype vs. real technology," Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers (ISSCC2006), pp. 1-18, February 2006.
2. M. Yamaoka, K. Osada, R. Tsuchiya, M. Horiuchi, S. Kimura and T. Kawahara, "Low Power SRAM Menu for SOC Application Using Yin-Yang-Feedback Memory Cell Technology," Tech. Dig. 2004 VLSI Circuits, pp. 288-291, June 2004.
3. th Transistors," IEEE Trans. Electron Devices, vol. 54, no. 11, pp. 2946-2952, November 2007.
4. C. C. Wu, C. H. Diaz, B. L. Lin, S. Z. Chang, C. C. Wang, J. J. Liaw, C. H. Wang, K. K. Young, K. H. Lee, B. K. Liew, and J. Y. C. Sun, "Ultra-Low Leakage 0.16 μm CMOS for Low-Standby Power Applications," IEDM Tech. Dig., pp. 671-674, December 1999.
5. R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara, S. Maegawa, T. Ipposhi, Y. Ohji, and H. Matsuoka, "Silicon on Thin BOX: A New Paradigm of The CMOSFET for Low-Power and High-Performance Application Featuring Wide-Range Back-Bias Control," IEDM Tech. Dig., pp. 631-634, December 2004.
6. th Controllable SOTB (Silicon on Thin BOX) Integrated with Bulk CMOS Featuring Fully Silicided NiSi Gate Electrode," Ext. Abst. of SSDM., pp. 886-887, September 2007
7. th Fluctuation Technology in Silicon on Thin BOX Featuring Dual Back-Gate Bias Architecture," IEDM Tech. Dig., pp. 475-478, December 2007.
8. th Variability Achieved by Intrinsic Silicon on Thin BOX (SOTB) CMOS with Single Metal Gate," Symp. of VLSI Tech. Dig. 2008. (to be published)
9. M. Fujiwara, T. Morooka, N. Yasutake, K. Ohuchi, N. Aoki, H. Tanimoto, M. Kondo, K. Miyano, S. Inaba, K. Ishimaru, and H. Ishiuchi, "Impact of BOX Scaling on 30 nm Gate Length FD SOI MOSFETs," Proc. 2005 IEEE Int'l SOI Conference, pp. 180-182,October 2005.
10. H.-Y. Chen, C.-Y. Chang, C.-C. Huang, T.-X. Chung, S.-D. Liu, J.-R. Hwang, Y.-H. Liu, Y.-J. Chou, H.-J. Wu, K.-C. Shu, C.-K. Huang, J.-W. You, J.-J. Shin, C.-K. Chen, C.-H. Lin, J.-W. Hsu, B.-C. Perng, R-Y. Tsai, C.-C. Chen, J.-H. Shieh, H.-J. Tao, S.-C. Chen, T.-S. Gau, and F.-L. Yang, "Novel 20nm Hybrid SOI/Bulk CMOS Technology with 0.183um2 6T-SRAM Cell by Immersion Lithography," Tech. Dig. 2005 VLSI Technol., pp. 16-17, June 2005.
11. S. Monfray, M. P. Samson, D. Dutartre, T. Ernst, E. Rouchouze, D. Renaud, B. Guillaumot, D. Chanemougame, G. Rabille, S. Borel, J. P. Colonna, C. Arvet, N. Loubet, Y. Campidelli, J. M. Hartmann, L. Vandroux, D. Bensahel, A. Toffoli, F. Allain, A. Margin, L. Clement, A. Quiroga, S. Deleonibus, and T. Skotnicki, "Localized SOI technology: an innovative Low Cost self-aligned process for Ultra Thin Si-film on thin BOX integration for Low Power applications," IEDM Tech. Dig., pp. 693 - 696, December 2007.