Fundamental performance constraints in horizontal fusion of in-order cores

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 252-263

  Salverda, Pierre ^a   Zilles, Craig ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHAINS; COMPUTERS; MACHINE DESIGN;

ABSTRACT MODELS; HORIZONTAL FUSIONS; INSTRUCTION STEERING; ISSUE QUEUES; MANY CORES; ON DEMANDS; PERFORMANCE CONSTRAINTS;

COMPUTER ARCHITECTURE;

EID: 57749199079     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658644     Document Type: Conference Paper

References (18)

1. AGEIA Technologies, Inc. PhysX by ageia. http://www.ageia.com/pdf/ ds_product_overview.pdf.
2. A. Baniasadi and A. Moshovos. Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors. In Proceedings of the 33rd International Symposium on Microarchitecture, pages 337-347, December 2000.
3. R. Canal, J.-M. Parcerisa, and A. González. Dynamic cluster assignment mechanisms. In Proceedings of the 6th International Conference on High Performance Computer Architecture, pages 133-142, January 2000.
4. ClearSpeed Technology. Whitepaper: CSX processor architecture. http://www.clearspeed.com/docs/resources/ ClearSpeed_Architecture_Whitepaper_Feb07v2.pdf, February 2007.
5. D. Ernst, A. Hamel, and T. Austin. Cyclone: A broadcast-free dynamic instruction scheduler with selective replay. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 253-262, June 2003.
6. E. Ipek, M. Kirman, N. Kirman, and J. Martínez. Core Fusion: Accommodating software diversity in chip multiprocessors. In Proceedings of the 34th Annual International Symposium on Computer Architecture, pages 186-197, June 2007.
7. J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 49(4):589-604, July 2005.
8. C. Kim, S. Sethumadhavan, M. Govindan, N. Ranganathan, D. Gulati, D. Burger, and S. Keckler. Composable lightweight processors. In Proceedings of the 40th International Symposium on Microarchitecture, pages 381-393, December 2007.
9. H.-S. Kim and J. Smith. An instruction set and microarchitecture for instruction level distributed processing. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 71-82, May 2002.
10. H.-S. Kim and J. Smith. Dynamic binary translation for accumulator oriented architectures. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization, pages 25-35, March 2003.
11. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In Proceedings of the 36th International Symposium on Microarchitecture, pages 81-92, December 2003.
12. R. Kumar, D. Tullsen, P. Ranganathan, N. Jouppi, and K. Farkas. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture, pages 64-75, June 2004.
13. P. Michaud and A. Seznec. Data-flow prescheduling for large instruction windows in out-of-order processors. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pages 27-36, January 2001.
14. S. Palacharla, N. Jouppi, and J. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 206-218, June 1997.
15. P. Salverda and C. Zilles. Dependence-based scheduling revisited: A tale of two baselines. In 6th Annual Workshop on Duplicating, Deconstructing, and Debunking, June 2007.
16. Sun Microsystems. Throughput computing: Changing the economics and ecology of the data center with innovative SPARC technology. http://www.sun.com/processors/whitepapers/throughput_whitepaper.pdf, November 2005.
17. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. Speculation techniques for improving load related instruction scheduling. In Proceedings of the 26th Annual International Symposium on Computer Architecture, pages 42-53, May 1999.
18. H. Zhong, S. Lieberman, and S. Mahlke. Extending multicore architectures to exploit hybrid parallelism in single-thread applications. In Proceedings of the 13th International Conference on High Performance Computer Architecture, pages 25-36, February 2007.